

150-mA Ultra Low-Noise LDO Regulator With Discharge

FEATURES

- Ultra Low Dropout—130 mV at 150-mA Load
- Ultra Low Noise—30 μV_(rms) (10-Hz to 100-kHz Bandwidth)
- Shutdown Control
- 110-μA Ground Current at 150-mA Load
- 1.5% Guaranteed Output Voltage Accuracy
- 300-mA Peak Output Current Capability
- Uses Low ESR Ceramic Capacitors
- Fast Start-Up (50 μs)
- Fast Line and Load Transient Response (≤ 30 μs)
- 1-μA Maximum Shutdown Current
- Output Current Limit
- Reverse Battery Protection
- Built-in Short Circuit and Thermal Protection



RoHS COMPLIANT Available

- Output, Auto-Discharge In Shutdown Mode
- Fixed 1.2, 1.8, 2.5, 2.6, 2.8, 2.85, 3.0, 3.3, 5.0-V Output Voltage Options
- SC70-5 Package

APPLICATIONS

- Cellular Phones, Wireless Handsets
- Noise-Sensitive Electronic Systems, Laptop and Palmtop Computers
- PDAs
- Pagers
- Digital Cameras
- MP3 Player
- Wireless Modem

DESCRIPTION

The SiP21101 is a 150-mA CMOS LDO (low dropout) voltage regulator. It is the perfect choice for low voltage, low power applications. An ultra low ground current makes this part attractive for battery operated power systems. The SiP21101 also offers ultra low dropout voltage to prolong battery life in portable electronics. Systems requiring a quiet voltage source, such as RF applications, will benefit from the SiP21101's ultra low output noise. An external noise bypass capacitor connected to the device's BP pin can further reduce the noise level. The SiP21101 is designed to maintain regulation while delivering 300-mA peak current, making it ideal for systems that have a high surge current upon turn-on.


For better transient response and regulation, an active

pull-down circuit is built into the SiP21101 to clamp the output voltage when it rises beyond normal regulation. The SiP21101 automatically discharges the output voltage by connecting the output to ground through a 100- Ω n-channel MOSFET when the device is put in shutdown mode.

The SiP21101 features reverse battery protection to limit reverse current flow to approximately 1- μ A in the event reversed battery is applied at the input, thus preventing damage to the IC.

The SiP21101 is available in a lead (Pb)-free 5-pin SC70 package for operation over the industrial operating range $(-40 \, ^{\circ}\text{C to } 85 \, ^{\circ}\text{C})$.

TYPICAL APPLICATION CIRCUIT





ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings	
Input Voltage, V _{IN} to GND	–6.0 to 6.5 V
V_SD (See Detailed Description)	–0.3 V to V _{IN}
Output Current, I _{OUT}	Short Circuit Protected
Output Voltage, V _{OUT}	0.3 V to V _{IN} + 0.3 V
Package Power Dissipation, (P _d) ^b	384 mW

Package Thermal Resistance, (θ _{JA}) ^a	W
Maximum Junction Temperature, T _{J(max)}	С
Storage Temperature, T _{STG} 65°C to 150°	С
Notes	

a. Device mounted with all leads soldered or welded to PC board. b. Derate 4.8 mW/°C above $T_A=70\,^{\circ}\text{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE

Input Voltage, V _{IN}	Operating Ambient Temperature, T _A 40°C to 85°C
Input Voltage, V _{SD} 0 V to V _{IN}	

 $C_{IN} = C_{OUT} = 1 \,\mu F$ (ceramic), $C_{BP} = 0.01 \,\mu F$ (ceramic) Maximum ESR of C_{OUT} : 0.4 Ω

SPECIFICATIONS							
		Test Conditions Unless Specified		Limits -40 to 85°C			
Parameter	Symbol	$T_A = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 1$ V, $I_{OUT} = 1$ mA, $C_{IN} = 1$ μ F, $C_{OUT} = 1.0$ μ F, $V_{\overline{SD}} = 1.5$ V	Tempa	Minb	Турс	Max ^b	Unit
Start-Up BP Current	I _{OUT}	ON/ OFF = High	Room		1		mA
Input Voltage Range	V _{IN}		Full	2		6	V
O. da. d \ /- lb A	.,		Room	-1.5	1	1.5	
Output Voltage Accuracy	V _{OUT}	1 mA \leq I _{OUT} \leq 150 mA	Full	-2.5	1	2.5	%
Line Regulation (V _{OUT} ≤ 3 V)			Full	-0.06		0.18	%/V
Line Regulation (3.0 V < V _{OUT} ≤ 3.6 V)	$\frac{\Delta V_{OUT} \times 100}{\Delta V_{IN} \times V_{OUT(nom)}}$	From $V_{IN} = V_{OUT(nom)} + 1 V \text{ to } V_{OUT(nom)} + 2 V$	Full	0		0.3	
Line Regulation (5-V Version)		From V _{IN} = 5.5 V to 6 V	Full	0		0.4	
	V _{IN} – V _{OUT}	I _{OUT} = 1 mA	Room		1		mV
		I _{OUT} = 50 mA	Room		45	80	
Dropout Voltage ^{d, g} (V _{OUT(nom)} ≥ 2.6 V)			Full		50	90	
(**************************************			Room		130	180	
		I _{OUT} = 150 mA	Full			220	
		I _{OUT} = 50 mA	Room		65	100	
Dropout Voltage ^{d, g}			Full			120	
$(V_{OUT(nom)} < 2.6 \text{ V}, V_{IN} \ge 2 \text{ V})$		150 4	Room		190	250	
,		I _{OUT} = 150 mA	Full			300	
		L 0 = A	Room		100	150	
Ground Pin Currente, g		I _{OUT} = 0 mA	Full			180	μΑ
$(V_{OUT(nom)} \le 3 V)$		1	Room		110	200	
		$I_{OUT} = 150 \text{ mA}$	Full			230	
		1 2-4	Room		110	170	
Ground Pin Currente		$I_{OUT} = 0 \text{ mA}$	Full			200	
$(V_{OUT(nom)} > 3 V)$		I = 150 mA	Room		120	200	
		I _{OUT} = 150 mA				230	
Peak Output current	I _{O(peak)}	$V_{OUT} \ge 0.95 \times V_{OUT(nom)}$. $t_{PW} = 2 \text{ ms}$	Full	300			mA



SPECIFICATIONS								
		Test Conditions Un		Limits -40 to 85°C				
Parameter	Symbol	$T_{A} = 25^{\circ}C, V_{IN} = V_{OUT(nom)} + 1 \text{ V, } I_{OUT} = 1 \text{ mA,}$ $C_{IN} = 1 \mu\text{F, } C_{OUT} = 1.0 \mu\text{F, } V_{\overline{SD}} = 1.5 \text{ V}$		Temp ^a	Minb	Min ^b Typ ^c	Max ^b	Unit
		T		Ι_	1	1	1	I
Output Noise Voltage	e _N	V _{NOM} = 2.6 V BW = 10 Hz to 100 kHz.	without C _{BP}	Room		300		μV(rms)
o alpat i tolog rollago	314	0 mA < I _{OUT} < 150 mA	C _{BP} = 0.01 μF	Room		30		
			f = 1 kHz	Room		60		dB
Ripple Rejection	$\Delta V_{OUT}/\Delta V_{IN}$	I _{OUT} = 150 mA	f = 10 kHz	Room		40		
			f = 100 kHz	Room		30		
Dynamic Line Regulation	$\Delta V_{O(line)}$	$V_{IN}: V_{OUT(nom)} + 1 \ V \text{ to } V_{OUT(nom)} + 2 \ V \\ t_{f}/t_{f} = 2 \ \mu s, \ I_{OUT} = 150 \ mA$		Room		20		mV
Dynamic Load Regulation	$\Delta V_{O(load)}$	I_{OUT} : 1 mA to 150 mA, t_r/t_f = 2 μ s		Room		20		
Thermal Shutdown Junction Temperature	T _{J(S/D)}			Room		150		°C
Thermal Hysteresis	T _{HYST}			Room		20		
Reverse current	I _R	V _{IN} = -6.0 V		Room		1		μΑ
Short Circuit Current	I _{SC}	V _{OUT} = 0	V	Room		700		mA
Shutdown					,			
Shutdown Supply Current	I _{CC(off)}	V _{SD} = 0 V		Room		0.1	1	μΑ
	e V _{SD}	High = Regulator ON (Rising)		Full	1.5		V _{IN}	
SD Pin Input Voltage		Low = Regulator OFF (Falling)		Full			0.4	V
Auto Discharge Resistance	R_DIS	SiP21101 Only		Room		100		Ω
SD Pin Input Current ^f	I _{IN(SD)}	V _{SD} = 1.5 V, V _{IN} = 6 V		Room		0.7		μА
SD Hysteresis	V _{HYST(SD)}			Full		150		mV
V _{OUT} Turn-On Time	t _{ON}	V _{SD} (See Figure 1), I _{LOAD} = 100 nA				50		μS

Notes

- b.
- tes

 Room = 25°C, Full = −40 to 85°C.

 The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.

 Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. Typical values for dropout voltage at V_{OUT} ≥ 2 V are measured at V_{OUT} = 3.3 V, while typical values for dropout voltage at V_{OUT} < 2 V are measured at V_{OUT} = 1.8 V.

 Dropout voltage is defined as the input to output differential voltage at which the output voltage drops 2% below the output voltage measured with a 1-V differential, provided that V_{IN} does not not drop below 2.0 V.

 Ground current is specified for normal operation as well as "drop-out" operation.

 The device's shutdown pin includes a typical 2-MΩ internal pull-down resistor connected to ground.

- $V_{OUT(nom)}$ is V_{OUT} when measured with a 1-V differential to V_{IN} .

TIMING WAVEFORMS





FIGURE 1. Timing Diagram for Power-Up



PIN CONFIGURATION




PIN DESCRIPTION							
Pin Number	Function						
1	V _{IN}	Input supply pin. Bypass this pin with a 1-μF ceramic or tantalum capacitor to ground					
2	GND	Ground pin. For better thermal capability, directly connected to large ground plane					
3	SD	By applying less than 0.4 V to this pin, the device will be turned off. Connect this pin to V _{IN} if unused					
4	BP	Noise bypass pin. For low noise applications, a 0.01-μF ceramic capacitor should be connected from this pin to ground.					
5	V _{OUT}	Output voltage. Connect C _{OUT} between this pin and ground.					


ORDERING INFORMATION								
Part Number	Marking	Voltage	Temp. Range	Pkg.				
SiP21101DR-12-E3	X0LL	1.2						
SiP21101DR-18-E3	A0LL	1.8						
SiP21101DR-25-E3	A3LL	2.5						
SiP21101DR-26-E3	A4LL	2.6						
SiP21101DR-28-E3	A6LL	2.8	−40 to 85°C	SC70-5				
SiP21101DR-285-E3	A7LL	2.85						
SiP21101DR-30-E3	B0LL	3.0						
SiP21101DR-33-E3	B1LL	3.3						
SiP21101DR-50-E3	B4LL	5.0						


Note: LL = Lot Code





TYPICAL CHARACTERISTICS (INTERNALLY REGULATED, 25°C UNLESS NOTED)




















TYPICAL CHARACTERISTICS (INTERNALLY REGULATED, 25°C UNLESS NOTED)













TYPICAL WAVEFORMS

Load Transient Response-1




 $\begin{aligned} &V_{OUT}=3.0 \text{ V} \\ &C_{OUT}=1 \text{ } \mu\text{F} \\ &I_{LOAD}=1 \text{ to 150 mA} \\ &t_{rise}=2 \text{ } \mu\text{sec} \end{aligned}$

Load Transient Response-2




 $\begin{array}{l} V_{OUT} = 3.0 \text{ V} \\ C_{OUT} = 1 \text{ } \mu\text{F} \\ I_{LOAD} = 150 \text{ to 1 mA} \\ t_{fall} = 2 \text{ } \mu\text{sec} \end{array}$

LineTransient Response-1



 $\begin{array}{l} V_{\text{INSTEP}} = 4 \hspace{0.1cm} \text{to 5 V} \\ V_{\text{OUT}} = 3 \hspace{0.1cm} \text{V} \\ C_{\text{OUT}} = 1 \hspace{0.1cm} \mu\text{F} \\ C_{\text{IN}} = 1 \hspace{0.1cm} \mu\text{F} \\ I_{\text{LOAD}} = 150 \hspace{0.1cm} \text{mA} \\ t_{\text{rise}} = 5 \hspace{0.1cm} \mu\text{sec} \end{array}$


LineTransient Respons-2




 $\begin{array}{l} V_{INSTEP}=5 \ \ to \ 4 \ V \\ V_{OUT}=3 \ V \\ C_{OUT}=1 \ \mu F \\ C_{IN}=1 \ \mu F \\ I_{LOAD}=150 \ mA \\ t_{fall}=5 \ \mu sec \end{array}$




TYPICAL WAVEFORMS





BLOCK DIAGRAM







DETAILED DESCRIPTION

The SiP21101 is a low-noise, low drop-out and low quiescent current linear voltage regulator, packaged in a small footprint SC70-5 package. The SiP21101 can supply loads up to 150 mA. As shown in the block diagram, the circuit consists of a bandgap reference error, amplifier, p-channel pass transistor and feedback resistor string. An external bypass capacitor connected to the BP pin reduces noise at the output. Additional blocks, not shown in the block diagram, include a precise current limiter, reverse battery and current protection and thermal sensor.

Thermal Overload Protection

The thermal overload protection limits the total power dissipation and protects the device from being damaged. When the junction temperature exceeds 150° , the device turns the p-channel pass transistor off.

Reverse Battery Protection

The SiP21101 has a battery reverse protection circuitry that disconnects the internal circuitry when V_{IN} drops below the GND voltage. There is no current drawn in such an event. When the \overline{SD} pin is hardwired to $V_{IN},$ the user must connect the \overline{SD} pin to V_{IN} via a 100-k Ω resistor if reverse battery

protection is desired. Hardwiring the \overline{SD} pin directly to the V_{IN} pin is allowed when reverse battery protection is not desired.

Noise Reduction

An external 10-nF bypass capacitor at BP is used to create a low pass filter for noise reduction. The start-up time is fast, since a power-on circuit pre-charges the bypass capacitor. After the power-up sequence the pre-charge circuit is switched to standby mode in order to save current. It is therefore not recommended to use larger bypass capacitor values than 50 nF. When the circuit is used without a capacitor, stable operation is guaranteed.

Auto-Discharge

 V_{OUT} has an internal 100- Ω (typ.) discharge path to ground when the \overline{SD} pin is low. T

Stability

The circuit is stable with only a small output capacitor equal to 6 nF/mA (= 1 μF @ 150 mA). Since the bandwidth of the error amplifier is around 1–3 MHz and the dominant pole is at the output node, the capacitor should be capacitive in this range, i.e., for 150-mA load current, an ESR <0.4 Ω is necessary. Parasitic inductance of about 10 nH can be tolerated.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?73212.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com