

256K-BIT CMOS STATIC RAM  
32K-WORD BY 8-BIT  
EXTENDED TEMPERATURE OPERATION**Description**

The  $\mu$ PD43256B-X is a high speed, low power, and 262, 144 bits (32,768 words by 8 bits) CMOS static RAM. This device is an extended-operating-temperature version of the  $\mu$ PD43256B (X version,  $-25$  to  $+85$  °C). And A and B versions are wide voltage operations. Battery backup is available.

The  $\mu$ PD43256B-X is packed in 28-pin plastic TSOP (I).

**Features**

- 32,768 words by 8 bits organization
- Fast access time: 70, 85, 100, 120, 150 ns (MAX.)
- Extended temperature (X version:  $T_A = -25$  to  $+85$  °C)
- Wide voltage range (A version:  $V_{CC} = 3.0$  to  $5.5$  V, B version:  $V_{CC} = 2.7$  to  $5.5$  V)
- 2 V data retention
- $\overline{OE}$  input for easy application

Part number	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Standby supply current $\mu$ A (MAX.)	Data retention supply current <sup>Note 1</sup> $\mu$ A (MAX.)
$\mu$ PD43256B-X	70, 85, 100	4.5 to 5.5	-25 to +85	50	2
★ $\mu$ PD43256B-AX	85 <sup>Note 2</sup> , 100, 120 <sup>Note 2</sup>	3.0 to 5.5			
★ $\mu$ PD43256B-BX	100, 120 <sup>Note 2</sup> , 150 <sup>Note 2</sup>	2.7 to 5.5			

★ **Notes** 1.  $T_A \leq 40$  °C,  $V_{CC} = 3$  V

2. 100 ns (MAX.) ( $V_{CC} = 4.5$  to  $5.5$  V)

**Version X (DIP, SOP, TSOP (I))**

This data sheet can be applied to the version X (DIP, SOP, TSOP (I)). Each version is identified with its lot number. Letter X in the fifth character position in a lot number signifies version X.



The information in this document is subject to change without notice.

Ordering Information

Part number	Package	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Remark	
μPD43256BGW-70X-9JL	28-pin plastic TSOP (I) (8 × 13.4 mm) (Normal bent)	70	4.5 to 5.5	-25 to +85		
μPD43256BGW-85X-9JL		85				
μPD43256BGW-10X-9JL		100				
★ μPD43256BGW-A85X-9JL		85	3.0 to 5.5			A version
μPD43256BGW-A10X-9JL		100				
μPD43256BGW-A12X-9JL		120				
★ μPD43256BGW-B10X-9JL		100	2.7 to 5.5			B version
μPD43256BGW-B12X-9JL		120				
μPD43256BGW-B15X-9JL		150				
μPD43256BGW-70X-9KL	28-pin plastic TSOP (I) (8 × 13.4 mm) (Reverse bent)	70	4.5 to 5.5			
μPD43256BGW-85X-9KL		85				
μPD43256BGW-10X-9KL		100				
★ μPD43256BGW-A85X-9KL		85	3.0 to 5.5		A version	
μPD43256BGW-A10X-9KL		100				
μPD43256BGW-A12X-9KL		120				
★ μPD43256BGW-B10X-9KL		100	2.7 to 5.5		B version	
μPD43256BGW-B12X-9KL		120				
μPD43256BGW-B15X-9KL		150				

Pin Configuration (Marking Side)


28-pin plastic TSOP (I) (8 × 13.4mm) (Normal bent)

[μPD43256BGW-X-9JL]




28-pin plastic TSOP (I) (8 × 13.4mm) (Reverse bent)

[μPD43256BGW-X-9KL]



- A0 - A14 : Address Input
- I/O1 - I/O8 : Data Input/Output
- CS : Chip Select Input
- WE : Write Enable Input
- OE : Output Enable Input
- Vcc : Power Supply
- GND : Ground

Block Diagram



Truth Table

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	I/O	Supply current
H	x	x	Not selected	High impedance	$I_{SB}$
L	H	H	Output disable		$I_{CCA}$
L	x	L	Write	$D_{IN}$	$I_{CCA}$
L	L	H	Read	$D_{OUT}$	

Remark x: Don't care

**Electrical Characteristics**

**Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	-0.5 <sup>Note</sup> to +7.0	V
Input/Output voltage	V <sub>T</sub>	-0.5 <sup>Note</sup> to V <sub>CC</sub> + 0.5	V
Operating ambient temperature	T <sub>A</sub>	-25 to +85	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

**Note** -3.0 V (MIN.) (Pulse width 50 ns)

**Caution** Exposing the device to stress above those listed in absolute maximum ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this characteristics. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	μPD43256B-X		μPD43256B-AX		μPD43256B-BX		Unit
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Supply voltage	V <sub>CC</sub>	4.5	5.5	3.0	5.5	2.7	5.5	V
High level input voltage	V <sub>IH</sub>	2.4	V <sub>CC</sub> + 0.5	2.4	V <sub>CC</sub> + 0.5	2.4	V <sub>CC</sub> + 0.5	V
Low level input voltage	V <sub>IL</sub>	-0.3 <sup>Note</sup>	+0.6	-0.3 <sup>Note</sup>	+0.4	-0.3 <sup>Note</sup>	+0.4	V
Operating ambient temperature	T <sub>A</sub>	-25	+85	-25	+85	-25	+85	°C

**Note** -3.0 V (MIN.) (Pulse width 50 ns)

★ DC Characteristics (Recommended operating conditions unless otherwise noted) (1/2)

Parameter	Symbol	Test condition	μPD43256B-X			Unit
			MIN.	TYP.	MAX.	
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-1.0		+1.0	μA
Output leakage current	I <sub>LO</sub>	V <sub>I/O</sub> = 0 V to V <sub>CC</sub> $\overline{OE} = V_{IH}$ or $\overline{CS} = V_{IH}$ or $\overline{WE} = V_{IL}$	-1.0		+1.0	μA
Operating supply current	I <sub>CCA1</sub>	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0 mA, Minimum cycle time	μPD43256B-70X		45	mA
			μPD43256B-85X		45	
			μPD43256B-10X		40	
	I <sub>CCA2</sub>	$\overline{CS} = V_{IL}$ , I <sub>I/O</sub> = 0 mA			15	
	I <sub>CCA3</sub>	$\overline{CS} \leq 0.2$ V, Cycle = 1 MHz, I <sub>I/O</sub> = 0 mA, V <sub>IL</sub> ≤ 0.2 V, V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2 V			15	
Standby supply current	I <sub>SB</sub>	$\overline{CS} = V_{IH}$			3	mA
	I <sub>SB1</sub>	$\overline{CS} \geq V_{CC} - 0.2$ V		1.0	50	μA
High level output voltage	V <sub>OH1</sub>	I <sub>OH</sub> = -1.0 mA	2.4			V
	V <sub>OH2</sub>	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> - 0.5			
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = +2.1 mA			0.4	V

Remarks 1. V<sub>IN</sub>: Input voltage

2. These DC characteristics are in common regardless of package types.

DC Characteristics (Recommended operating conditions unless otherwise noted) (2/2)

Parameter	Symbol	Test conditions	μPD43256B-AX			μPD43256B-BX			Unit
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-1.0		+1.0	-1.0		+1.0	μA
I/O leakage current	I <sub>LO</sub>	V <sub>I/O</sub> = 0 V to V <sub>CC</sub> CS = V <sub>IH</sub> or WE = V <sub>IL</sub> or OE = V <sub>IH</sub>	-1.0		+1.0	-1.0		+1.0	μA
★ Operating supply current	I <sub>CCA1</sub>	CS = V <sub>IL</sub> , I <sub>I/O</sub> = 0 mA Minimum cycle time	μPD43256B-A85X			45		-	mA
			μPD43256B-A10X			40		-	
			μPD43256B-A12X			40		-	
			μPD43256B-B10X					40	
			μPD43256B-B12X					40	
			μPD43256B-B15X					40	
	V <sub>CC</sub> ≤ 3.3 V					-	25		
I <sub>CCA2</sub>	CS = V <sub>IL</sub> , I <sub>I/O</sub> = 0 mA				15		15		
		V <sub>CC</sub> ≤ 3.3 V					10		
I <sub>CCA3</sub>	CS ≤ 0.2 V, Cycle = 1 MHz, I <sub>I/O</sub> = 0 mA, V <sub>IL</sub> ≤ 0.2 V, V <sub>IH</sub> ≥ V <sub>CC</sub> - 0.2 V				15		15		
		V <sub>CC</sub> ≤ 3.3 V					10		
Standby supply current	I <sub>SB</sub>	CS = V <sub>IH</sub>				3		3	mA
			V <sub>CC</sub> ≤ 3.3 V					2	
I <sub>SB1</sub>	CS ≥ V <sub>CC</sub> - 0.2 V				1.0	50	1.0	50	μA
		V <sub>CC</sub> ≤ 3.3 V					-	25	
High level output voltage	V <sub>OH1</sub>	I <sub>OH</sub> = -1.0 mA, V <sub>CC</sub> ≥ 4.5 V	2.4			2.4		V	
		I <sub>OH</sub> = -0.5 mA, V <sub>CC</sub> < 4.5 V	2.4			2.4			
	V <sub>OH2</sub>	I <sub>OH</sub> = -0.02 mA	V <sub>CC</sub> - 0.1			V <sub>CC</sub> - 0.1			
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> ≥ 4.5 V			0.4		0.4	V	
		I <sub>OL</sub> = 1.0 mA, V <sub>CC</sub> < 4.5 V			0.4		0.4		
	V <sub>OL1</sub>	I <sub>OL</sub> = 0.02 mA			0.1		0.1		

- Remarks 1.** V<sub>IN</sub>: Input voltage  
**2.** These DC characteristics are in common regardless of package types.

Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V			5	pF
Input/Output capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V			8	pF

- Remarks 1.** V<sub>IN</sub>: Input voltage  
**2.** These parameters are periodically sampled and not 100 % tested.

**AC Characteristics (Recommended operating conditions unless otherwise noted)**


**AC Test Conditions**

**Input waveform (Rise/fall time  $\leq 5$  ns)**


Input pulse levels

0.6 V to 2.4 V:  $\mu$ PD43256B-X

0.4 V to 2.4 V:  $\mu$ PD43256B-AX, 43256B-BX



**Output waveform**




**Output load**


$\mu$ PD43256B-AX, 43256B-BX : 1TTL + 50 pF

$\mu$ PD43256B-X : AC characteristics with notes should be measured with the output load shown in **Figure 1** and **Figure 2**.

**Figure 1**  
(For tAA, tACS, tOE, toH)



**Figure 2**  
(For tCHZ, tCLZ, toHZ, toLZ, tWHZ, tow)



**Remark** CL includes capacitances of the probe and jig, and stray capacitances.



Read Cycle (1/3)

Parameter	Symbol	V <sub>CC</sub> ≥ 4.5 V						Unit	Condition
		μPD43256B-70X		μPD43256B-85X		μPD43256B-10X μPD43256B-A85X/A10X/A12X μPD43256B-B10X/B12X/B15X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t <sub>RC</sub>	70		85		100		ns	
Address access time	t <sub>AA</sub>		70		85		100	ns	Note 1
$\overline{\text{CS}}$ access time	t <sub>ACS</sub>		70		85		100	ns	
$\overline{\text{OE}}$ access time	t <sub>OE</sub>		35		40		50	ns	
Output hold from address change	t <sub>OH</sub>	10		10		10		ns	
$\overline{\text{CS}}$ to output in low impedance	t <sub>CLZ</sub>	10		10		10		ns	Note 2
$\overline{\text{OE}}$ to output in low impedance	t <sub>OLZ</sub>	5		5		5		ns	
$\overline{\text{CS}}$ to output in high impedance	t <sub>CHZ</sub>		30		30		35	ns	
$\overline{\text{OE}}$ to output in high impedance	t <sub>OHZ</sub>		30		30		35	ns	

Notes 1. See the output load shown in Figure 1 except for μPD43256B-AX, 43256B-BX.

2. See the output load shown in Figure 2 except for μPD43256B-AX, 43256B-BX.



Read Cycle (2/3)

Parameter	Symbol	V <sub>CC</sub> ≥ 3.0 V						Unit	Condition
		μPD43256B-A85X		μPD43256B-A10X		μPD43256B-A12X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t <sub>RC</sub>	85		100		120		ns	
Address access time	t <sub>AA</sub>		85		100		120	ns	Note
$\overline{\text{CS}}$ access time	t <sub>ACS</sub>		85		100		120	ns	
$\overline{\text{OE}}$ access time	t <sub>OE</sub>		50		60		60	ns	
Output hold from address change	t <sub>OH</sub>	10		10		10		ns	
$\overline{\text{CS}}$ to output in low impedance	t <sub>CLZ</sub>	10		10		10		ns	
$\overline{\text{OE}}$ to output in low impedance	t <sub>OLZ</sub>	5		5		5		ns	
$\overline{\text{CS}}$ to output in high impedance	t <sub>CHZ</sub>		35		35		40	ns	
$\overline{\text{OE}}$ to output in high impedance	t <sub>OHZ</sub>		35		35		40	ns	


Note Loading condition is 1TTL + 50 pF.

★ Read Cycle (3/3)

Parameter	Symbol	V <sub>CC</sub> ≥ 2.7 V						Unit	Condition
		μPD43256B-B10X		μPD43256B-B12X		μPD43256B-B15X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t <sub>RC</sub>	100		120		150		ns	
Address access time	t <sub>AA</sub>		100		120		150	ns	<b>Note</b>
$\overline{CS}$ access time	t <sub>ACS</sub>		100		120		150	ns	
$\overline{OE}$ access time	t <sub>OE</sub>		60		60		70	ns	
Output hold from address change	t <sub>OH</sub>	10		10		10		ns	
$\overline{CS}$ to output in low impedance	t <sub>CLZ</sub>	10		10		10		ns	
$\overline{OE}$ to output in low impedance	t <sub>OLZ</sub>	5		5		5		ns	
$\overline{CS}$ to output in high impedance	t <sub>CHZ</sub>		35		40		50	ns	
$\overline{OE}$ to output in high impedance	t <sub>OHZ</sub>		35		40		50	ns	

**Note** Loading condition is 1TTL + 50 pF.

Read Cycle Timing Chart



**Remark** In read cycle,  $\overline{WE}$  should be fixed to high level.

Write Cycle (1/3)

Parameter	Symbol	V <sub>CC</sub> ≥ 4.5 V						Unit	Condition
		μPD43256B-70X		μPD43256B-85X		μPD43256B-10X μPD43256B-A85X/A10X/A12X μPD43256B-B10X/B12X/B15X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	t <sub>wc</sub>	70		85		100		ns	
$\overline{\text{CS}}$ to end of write	t <sub>cw</sub>	60		70		80		ns	
Address valid to end of write	t <sub>aw</sub>	60		70		80		ns	
★ Write pulse width	t <sub>wp</sub>	55		60		70		ns	
Data valid to end of write	t <sub>dw</sub>	30		35		40		ns	
Data hold time	t <sub>dh</sub>	5		5		5		ns	
Address setup time	t <sub>as</sub>	0		0		0		ns	
★ Write recovery time	t <sub>wr</sub>	0		0		0		ns	
$\overline{\text{WE}}$ to output in high impedance	t <sub>whz</sub>		30		30		35	ns	Note
Output active from end of write	t <sub>ow</sub>	5		5		5		ns	

Note See the output load shown in Figure 2 except for μPD43256B-AX, 43256B-BX.

★ Write Cycle (2/3)

Parameter	Symbol	V <sub>CC</sub> ≥ 3.0 V						Unit	Condition
		μPD43256B-A85X		μPD43256B-A10X		μPD43256B-A12X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	t <sub>wc</sub>	85		100		120		ns	
$\overline{\text{CS}}$ to end of write	t <sub>cw</sub>	70		70		90		ns	
Address valid to end of write	t <sub>aw</sub>	70		70		90		ns	
Write pulse width	t <sub>wp</sub>	60		60		80		ns	
Data valid to end of write	t <sub>dw</sub>	60		60		70		ns	
Data hold time	t <sub>dh</sub>	5		5		5		ns	
Address setup time	t <sub>as</sub>	0		0		0		ns	
Write recovery time	t <sub>wr</sub>	0		0		0		ns	
$\overline{\text{WE}}$ to output in high impedance	t <sub>whz</sub>		35		35		40	ns	Note
Output active from end of write	t <sub>ow</sub>	5		5		5		ns	


Note Loading condition is 1TTL + 50 pF.

★ Write Cycle (3/3)

Parameter	Symbol	V <sub>CC</sub> ≥ 2.7 V						Unit	Condition
		μPD43256B-B10X		μPD43256B-B12X		μPD43256B-B15X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	t <sub>wc</sub>	100		120		150		ns	
$\overline{\text{CS}}$ to end of write	t <sub>cw</sub>	70		90		100		ns	
Address valid to end of write	t <sub>aw</sub>	70		90		100		ns	
Write pulse width	t <sub>wp</sub>	60		80		90		ns	
Data valid to end of write	t <sub>dw</sub>	60		70		80		ns	
Data hold time	t <sub>dh</sub>	5		5		5		ns	
Address setup time	t <sub>as</sub>	0		0		0		ns	
Write recovery time	t <sub>wr</sub>	0		0		0		ns	
$\overline{\text{WE}}$ to output in high impedance	t <sub>whz</sub>		35		40		40	ns	Note
Output active from end of write	t <sub>ow</sub>	5		5		5		ns	

Note Loading condition is 1TTL + 50 pF.

Write Cycle Timing Chart 1 ( $\overline{\text{WE}}$  Controlled)




Cautions 1.  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  should be fixed to high level during address transition.

- ★ 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

- Remarks 1. Write operation is done during the overlap time of a low level  $\overline{\text{CS}}$  and a low level  $\overline{\text{WE}}$ .  
 2. When  $\overline{\text{WE}}$  is at low level, the I/O pins are always high impedance. When  $\overline{\text{WE}}$  is at high level, read operation is executed. Therefore  $\overline{\text{OE}}$  should be at high level to make the I/O pins high impedance.  
 3. If  $\overline{\text{CS}}$  changes to low level at the same time or after the change of  $\overline{\text{WE}}$  to low level, the I/O pins will remain high impedance state.

Write Cycle Timing Chart 2 ( $\overline{\text{CS}}$  Controlled)



★ **Cautions 1.**  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  should be fixed to high level during address transition.

**2.** When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.


**Remark** Write operation is done during the overlap time of a low level  $\overline{\text{CS}}$  and a low level  $\overline{\text{WE}}$ .

**Low Vcc Data Retention Characteristics (TA = -25 to +85 °C)**

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V <sub>CCDR</sub>	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$	2.0		5.5	V
Data retention supply current	I <sub>CCDR</sub>	V <sub>CC</sub> = 3.0 V, $\overline{CS} \geq V_{CC} - 0.2 \text{ V}$		0.5	20 <sup>Note</sup>	μA
Chip deselection to data retention mode	t <sub>CDR</sub>		0			ns
Operation recovery time	t <sub>R</sub>		5			ms

**Note** 2 μA (TA ≤ 40 °C), 7 μA (TA ≤ 70 °C)

**Data Retention Timing Chart**




**Note** A Version: 3.0 V, B Version: 2.7 V




**Remark** The other pins (address,  $\overline{OE}$ ,  $\overline{WE}$ , I/Os) can be in high impedance state.

Package Drawings

28PIN PLASTIC TSOP ( I ) (8×13.4)



detail of lead end




NOTE

- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.4mm MAX. <0.331 inch MAX.>)




ITEM	MILLIMETERS	INCHES
A	8.0±0.1	0.315±0.004
B	0.6 MAX.	0.024 MAX.
C	0.55 (T.P.)	0.022 (T.P.)
D	0.22 <sup>+0.08</sup> <sub>-0.07</sub>	0.009±0.003
G	1.0	0.039
H	12.4±0.2	0.488±0.008
I	11.8±0.1	0.465 <sup>+0.004</sup> <sub>-0.005</sub>
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.145 <sup>+0.025</sup> <sub>-0.015</sub>	0.006±0.001
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.08	0.003
N	0.10	0.004
P	13.4±0.2	0.528 <sup>+0.008</sup> <sub>-0.009</sub>
Q	0.1±0.05	0.004±0.002
R	3° <sup>+7°</sup> <sub>-3°</sub>	3° <sup>+7°</sup> <sub>-3°</sub>
S	1.2 MAX.	0.048 MAX.

P28GW-55-9JL-1

28PIN PLASTIC TSOP ( I ) ( 8×13.4 )



detail of lead end



NOTE

- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.4mm MAX. <0.331 inch MAX.>)

ITEM	MILLIMETERS	INCHES
A	8.0±0.1	0.315±0.004
B	0.6 MAX.	0.024 MAX.
C	0.55 (T.P.)	0.022 (T.P.)
D	0.22 <sup>+0.08</sup> <sub>-0.07</sub>	0.009±0.003
G	1.0	0.039
H	12.4±0.2	0.488±0.008
I	11.8±0.1	0.465 <sup>+0.004</sup> <sub>-0.005</sub>
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.145 <sup>+0.025</sup> <sub>-0.015</sub>	0.006±0.001
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.08	0.003
N	0.10	0.004
P	13.4±0.2	0.528 <sup>+0.008</sup> <sub>-0.009</sub>
Q	0.1±0.05	0.004±0.002
R	3° <sup>+7°</sup> <sub>-3°</sub>	3° <sup>+7°</sup> <sub>-3°</sub>
S	1.2 MAX.	0.048 MAX.

P28GW-55-9KL-1



**Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD43256B-X.

**Types of Surface Mount Device**

$\mu$ PD43256BGW-X-9JL : 28-pin Plastic TSOP (I) (8 × 13.4 mm) (Normal bent)

$\mu$ PD43256BGW-X-9KL : 28-pin Plastic TSOP (I) (8 × 13.4 mm) (Reverse bent)