



8K x 9 Static RAM

Features

- High speed  
—  $t_{AA} = 25$  ns
- 9-bit organization is ideal for cache memory applications
- CMOS for optimum speed/power
- Low active power  
— 770 mW
- Low standby power  
— 195 mW
- TTL-compatible inputs and outputs
- Automatic power-down when deselected
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{OE}$  options

Functional Description

The CY7C182 is a high-speed CMOS static RAM organized as 8,192 by 9 bits and it is manufactured using Cypress's high-performance CMOS technology. Access times as fast as 25 ns are available with maximum power consumption of only 770 mW.

The CY7C182, which is oriented toward cache memory applications, features fully static operation requiring no external clocks or timing strobes. The automatic power-down feature reduces the power consumption by more than 70% when the circuit is deselected. Easy memory expansion is provided by an active-LOW chip enable ( $\overline{CE}_1$ ), an active HIGH chip enable ( $CE_2$ ), an active-LOW output enable ( $\overline{OE}$ ), and three-state drivers.


An active-LOW write enable signal ( $\overline{WE}$ ) controls the writing/reading operation of

the memory. When  $\overline{CE}_1$  and  $\overline{WE}$  inputs are both LOW, data on the nine data input/output pins ( $I/O_0$  through  $I/O_8$ ) is written into the memory location addressed by the address present on the address pins ( $A_0$  through  $A_{12}$ ). Reading the device is accomplished by selecting the device and enabling the outputs, ( $\overline{CE}_1$  and  $\overline{OE}$  active LOW and  $CE_2$  active HIGH), while ( $\overline{WE}$ ) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the nine data input/output pins.


The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable ( $\overline{WE}$ ) is HIGH.

A die coat is used to ensure alpha immunity.

Logic Block Diagram



Pin Configuration



C182-2

Selection Guide

	7C182-20	7C182-25	7C182-35	7C182-45
Maximum Access Time (ns)	20	25	35	45
Maximum Operating Current (mA)	150	140	140	140
Maximum Standby Current (mA)	35	35	35	35

Shaded area contains preliminary information.

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied .....	-55°C to +125°C
Supply Voltage to Ground Potential <sup>[1]</sup> .....	-0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State <sup>[1]</sup> .....	-0.5V to +7.0V
DC Input Voltage <sup>[1]</sup> .....	-0.5V to +7.0V

Output Current into Outputs (LOW) .....	20 mA
Static Discharge Voltage .....	>2001V (per MIL-STD-883, Method 3015.2)
Latch-Up Current .....	>200 mA

**Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%

**Electrical Characteristics Over the Operating Range**

Parameter	Description	Test Conditions	7C182-20		7C182-25, 35, 45		Unit
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> Min., I <sub>OH</sub> = -4.0 mA.	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> , GND < V <sub>OUT</sub> < V <sub>CC</sub> , Output Disabled	-10	+10	-10	+10	μA
I <sub>OZ</sub>	Output Leakage Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND	-10	+10	-10	+10	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[2]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-300		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Circuit Current	V <sub>CC</sub> Max., Output Current = 0 mA, f = Max., V <sub>IN</sub> = V <sub>CC</sub> or GND		150		140	mA
I <sub>SB1</sub>	Automatic Power-Down Current — TTL Inputs	Max V <sub>CC</sub> , $\overline{CE}_1 \geq V_{IH}$ , CE <sub>2</sub> ≤ V <sub>IL</sub> , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>		35		35	mA
I <sub>SB2</sub>	Automatic Power-Down Current — CMOS Inputs	Max V <sub>CC</sub> , $\overline{CE}_1 \geq V_{CC} - 0.3V$ , CE <sub>2</sub> ≤ 0.3V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V, f = 0		20		20	mA


Shaded area contains preliminary information.

**Capacitance<sup>[3]</sup>**


Parameter	Description	Test Conditions	Max.	Unit
C <sub>OUT</sub>	Output Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz,	10	pF
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = 5.0V	10	pF

**Notes:**


- V<sub>IH</sub> (min.) = -3.0V for pulse durations of less than 20 ns.
- Duration of the short circuit should not exceed 30 seconds. Not more than one output should be shorted at one time.
- Tested initially and after any design or process changes that may affect these parameters.

**AC Test Loads and Waveforms**


(a) Normal Load




(b) High-Z Load



C182-4

Equivalent to: THÉVENIN EQUIVALENT






**Switching Characteristics Over the Operating Range**

Parameter	Description	7C182-20		7C182-25		7C182-35		7C182-45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE<sup>[4]</sup></b>										
t <sub>RC</sub>	Read Cycle Time	20		25		35		45		ns
t <sub>AA</sub>	Address to Data Valid		20		25		35		45	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		3		ns
t <sub>ACE1</sub>	$\overline{CE}_1$ Access Time		20		25		35		45	ns
t <sub>ACE2</sub>	CE <sub>2</sub> Access Time		20		25		35		45	ns
t <sub>LZCE1</sub>	$\overline{CE}_1$ LOW to Low Z	5		5		5		5		ns
t <sub>LZCE2</sub>	CE <sub>2</sub> HIGH to Low Z	5		5		5		5		ns
t <sub>HZCE1</sub>	$\overline{CE}_1$ HIGH to High Z <sup>[5]</sup>		15		18		20		25	ns
t <sub>HZCE2</sub>	CE <sub>2</sub> LOW to High Z <sup>[5]</sup>		15		18		20		25	ns
t <sub>PU</sub>	$\overline{CE}_1$ LOW to Power-Up	0		0		0		0		ns
t <sub>PD</sub>	$\overline{CE}_1$ HIGH to Power-Down		20		20		20		25	ns
t <sub>DOE</sub>	$\overline{OE}$ Access Time		15		18		20		20	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z	3		3		3		3		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[5]</sup>		15		18		20		25	ns
<b>WRITE CYCLE<sup>[6]</sup></b>										
t <sub>WC</sub>	Write Cycle Time	20		25		35		45		ns
t <sub>SA</sub>	Address Set-Up Time	0		0		0		0		ns
t <sub>AW</sub>	Address Valid to End of Write	15		20		30		40		ns
t <sub>SD</sub>	Data Set-Up Time	10		15		20		25		ns
t <sub>SCE1</sub>	$\overline{CE}_1$ LOW to Write End	15		20		30		40		ns
t <sub>SCE2</sub>	CE <sub>2</sub> HIGH to Write End	15		20		30		40		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	15		20		25		30		ns
t <sub>HA</sub>	Address Hold from End of Write	0		0		0		0		ns
t <sub>HD</sub>	Data Hold Time	0		0		0		0		ns
t <sub>LZWE</sub>	Write HIGH to Low Z <sup>[7]</sup>	3		3		3		3		ns
t <sub>HZWE</sub>	Write LOW to High Z <sup>[5, 7, 8]</sup>		13		13		15		20	ns

Shaded area contains preliminary information.


**Notes:**

- $\overline{WE}$  is HIGH for read cycle.
- t<sub>HZCE</sub> and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF. Transition is measured  $\pm 500$  mV from steady-state voltage.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}_1$  LOW, CE<sub>2</sub> HIGH, and  $\overline{WE}$  LOW. All three signals must be asserted to initiate a write and any signal can terminate a write by being deasserted. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- At any given temperature and voltage condition, t<sub>LZWE</sub> is less than t<sub>HZWE</sub> for any given device. These parameters are sampled and not 100% tested.
- Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and CE<sub>2</sub> transition HIGH.

**Switching Waveforms**
**Read Cycle No. 1<sup>[4, 9]</sup>**

**Read Cycle No. 2<sup>[4, 10]</sup>**

**Write Cycle No. 1 ( $\overline{WE}$  Controlled)<sup>[6]</sup>**

**Notes:**

9. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ .  $\overline{CE}_2 = V_{IH}$ .

10. If  $\overline{CE}_1$  goes HIGH and  $\overline{CE}_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.

**Switching Waveforms (continued)**
**Write Cycle No. 2 ( $\overline{CE}$  Controlled)<sup>[6, 10]</sup>**


C182-8

**Truth Table**

$\overline{CE}_1$	$\overline{CE}_2$	$\overline{OE}$	$\overline{WE}$	Data In	Data Out	Mode
H	X	X	X	Z	Z	Deselect/Power-Down
L	H	L	H	Z	Valid	Read
L	H	X	L	Valid	Z	Write
L	H	H	H	Z	Z	Output Disable
X	L	X	X	Z	Z	Deselect

**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C182-20PC	P21	28-Lead (300-Mil) Molded DIP	Commercial
	CY7C182-20VC	V21	28-Lead Molded SOJ	
25	CY7C182-25PC	P21	28-Lead (300-Mil) Molded DIP	Commercial
	CY7C182-25VC	V21	28-Lead Molded SOJ	
35	CY7C182-35PC	P21	28-Lead (300-Mil) Molded DIP	Commercial
	CY7C182-35VC	V21	28-Lead Molded SOJ	
45	CY7C182-45PC	P21	28-Lead (300-Mil) Molded DIP	Commercial
	CY7C182-45VC	V21	28-Lead Molded SOJ	

Shaded area contains preliminary information.

Document #: 38-00110-E