

# TC74LVQ174F/FN/FS

## HEX D-TYPE FLIP FLOP WITH CLEAR

The TC74LVQ174 is a high speed CMOS HEX D-FLIP FLOP fabricated with silicon gate and double-layer metal wiring C<sup>2</sup>MOS technology.

Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation.


Information signals applied to D inputs are transferred to the Q output on the positive going edge of the clock pulse.

When the  $\overline{\text{CLR}}$  input is held low, the Q output are in the low logic level independent of the other inputs.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


### FEATURES

- High speed :  $f_{\text{MAX}} = 165\text{MHz}$  (Typ.) ( $V_{\text{CC}} = 3.3\text{V}$ )
- Low power dissipation :  $I_{\text{CC}} = 4\mu\text{A}$  (Max.) ( $T_a = 25^\circ\text{C}$ )
- Input voltage level :  $V_{\text{IL}} = 0.8\text{V}$  (Max.) ( $V_{\text{CC}} = 3\text{V}$ )  
 $V_{\text{IH}} = 2.0\text{V}$  (Min.) ( $V_{\text{CC}} = 3\text{V}$ )
- Symmetrical output impedance :  $|I_{\text{OH}}| = I_{\text{OL}} = 12\text{mA}$  (Min.)
- Balanced propagation delays :  $t_{\text{pLH}} \approx t_{\text{pHL}}$
- Pin and function compatible with 74HC174



Weight SOP16-P-300 : 0.18g (Typ.)  
SOL16-P-150 : 0.13g (Typ.)  
SSOP16-P-225B : 0.07g (Typ.)

PIN ASSIGNMENT




TRUTH TABLE


INPUTS			OUTPUTS	FUNCTION
$\overline{\text{CLR}}$	D	CK	Q	
L	X	X	L	CLEAR
H	L		L	—
H	H		H	—
H	X		Q <sub>n</sub>	NO CHANGE

X : Don't Care

IEC LOGIC SYMBOL



SYSTEM DIAGRAM



**MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	$V_{CC}$	-0.5~7.0	V
DC Input Voltage	$V_{IN}$	-0.5~ $V_{CC}+0.5$	V
DC Output Voltage	$V_{OUT}$	-0.5~ $V_{CC}+0.5$	V
Input Diode Current	$I_{IK}$	±20	mA
Output Diode Current	$I_{OK}$	±50	mA
DC Output Current	$I_{OUT}$	±50	mA
DC $V_{CC}$ / Ground Current	$I_{CC}$	±150	mA
Power Dissipation	$P_D$	180	mW
Storage Temperature	$T_{stg}$	-65~150	°C
Lead Temperature 10s	$T_L$	300	°C

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	$V_{CC}$	2.0~3.6	V
Input Voltage	$V_{IN}$	0~ $V_{CC}$	V
Output Voltage	$V_{OUT}$	0~ $V_{CC}$	V
Operating Temperature	$T_{opr}$	-40~85	°C
Input Rise And Fall Time	$dt/dv$	0~100	ns/V

**ELECTRICAL CHARACTERISTICS**

DC characteristics

PARAMETER	SYM-BOL	TEST CONDITION	$V_{CC}$ (V)	$T_a = 25^\circ\text{C}$			$T_a = -40\sim 85^\circ\text{C}$		UNIT		
				MIN.	TYP.	MAX.	MIN.	MAX.			
Input Voltage	"H" Level	$V_{IH}$	3.0	2.0	—	—	2.0	—	V		
	"L" Level	$V_{IL}$	3.0	—	—	0.8	—	0.8			
Output Voltage	"H" Level	$V_{OH}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -50\mu\text{A}$	3.0	2.9	3.0	—	2.9	—	V
				$I_{OH} = -12\text{mA}$	3.0	2.58	—	—	2.48	—	
	"L" Level	$V_{OL}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 50\mu\text{A}$	3.0	—	0.0	0.1	—	0.1	
				$I_{OL} = 12\text{mA}$	3.0	—	—	0.36	—	0.44	
Input Leakage Current	$I_{IN}$	$V_{IN} = V_{CC}$ or GND	3.6	—	—	±0.1	—	±1.0	μA		
Quiescent Supply Current	$I_{CC}$	$V_{IN} = V_{CC}$ or GND	3.6	—	—	4.0	—	40.0	μA		

**TIMING REQUIREMENTS** (Input  $t_r = t_f = 3ns$ )

PARAMETER	SYMBOL	TEST CONDITION	Ta = 25°C		Ta = -40~85°C		UNIT
			VCC (V)	LIMIT	LIMIT	LIMIT	
Minimum Pulse Width (CK)	$t_{W(L)}$		2.7	9.0	10.0	ns	
	$t_{W(H)}$		3.3 ± 0.3	7.0	7.0		
Minimum Pulse Width (CLR)	$t_{W(L)}$		2.7	9.0	10.0	ns	
			3.3 ± 0.3	7.0	7.0		
Minimum Set-up Time	$t_s$		2.7	9.0	10.0	ns	
			3.3 ± 0.3	7.0	7.0		
Minimum Hold Time	$t_h$		2.7	1.0	1.0	ns	
			3.3 ± 0.3	1.0	1.0		
Minimum Removal Time (CLR)	$t_{rem}$		2.7	7.5	8.5	ns	
			3.3 ± 0.3	6.0	6.0		

**AC characteristics** (Input  $t_r = t_f = 3ns$ ,  $C_L = 50pF$ ,  $R_L = 500\Omega$ )

PARAMETER	SYMBOL	TEST CONDITION	Ta = 25°C			Ta = -40~85°C		UNIT	
			VCC (V)	MIN.	TYP.	MAX.	MIN.		MAX.
Propagation Delay Time (CK-Q)	$t_{pLH}$		2.7	—	8.2	16.2	1.0	19.0	ns
	$t_{pHL}$		3.3 ± 0.3	—	6.8	11.5	1.0	13.0	
Propagation Delay Time (CLR-Q)	$t_{pHL}$		2.7	—	7.9	16.2	1.0	18.0	ns
			3.3 ± 0.3	—	6.6	11.5	1.0	12.5	
Maximum Clock Frequency	$f_{MAX}$		2.7	55	120	—	50	—	MHz
			3.3 ± 0.3	80	145	—	70	—	
Output To Output Skew	$t_{oS LH}$	(Note 1)	2.7	—	—	1.5	—	1.5	ns
	$t_{oS HL}$		3.3 ± 0.3	—	—	1.5	—	1.5	
Input Capacitance	$C_{IN}$	(Note 2)		—	5	10	—	10	pF
Power Dissipation Capacitance	$C_{pD}$	(Note 3)		—	36	—	—	—	pF

(Note 1) Parameter guaranteed by design.

$$(t_{oS LH} = |t_{pLHm} - t_{pLHn}|, t_{oS HL} = |t_{pHLm} - t_{pHLn}|)$$

(Note 2) Parameter guaranteed by design.

(Note 3)  $C_{pD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption.

Average operating current can be obtained by the equation :

$$I_{CC(opr.)} = C_{pD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/6 \text{ (per F/F)}$$

And the total  $C_{pD}$  when n pcs. of flip flop operate can be gained by the following equation :

$$C_{pD} \text{ (total)} = 25 + 11 \cdot n$$

# TC74LVQ174F/FN/FS

Noise characteristics (Ta = 25°C, Input tr = tf = 3ns, CL = 50pF, RL = 500Ω)

PARAMETER	SYMBOL	TEST CONDITION	VCC (V)	TYP.	LIMIT	UNIT
Quiet Output Maximum Dynamic VOL	VOLP		3.3	0.5	0.8	V
Quiet Output Minimum Dynamic VOL	VOLV		3.3	-0.5	-0.8	V
Minimum High Level Dynamic Input Voltage	VIHD		3.3	—	2.0	V
Maximum Low Level Dynamic Input Voltage	VILD		3.3	—	0.8	V