



54F/74F378 Parallel D Register with Enable

General Description



The 'F378 is a 6-bit register with a buffered common Enable. This device is similar to the 'F174, but with common Enable rather than common Master Reset.

Features

- 6-bit high-speed parallel register
- Positive edge-triggered D-type inputs
- Fully buffered common clock and enable inputs
- Input clamp diodes limit high-speed termination effects
- Full TTL and CMOS compatible


Ordering Code: See Section 5

Logic Symbols




Connection Diagrams

Pin Assignment for
DIP, SOIC and Flatpak



Pin Assignment
for LCC and PCC



Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
\bar{E}	Enable Input (Active LOW)	1.0/1.0	20 μ A / -0.6 mA
D_0-D_5	Data Inputs	1.0/1.0	20 μ A / -0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μ A / -0.6 mA
Q_0-Q_5	Outputs	50/33.3	-1 mA/20 mA

Functional Description

The 'F378 consists of six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable (\bar{E}) inputs are common to all flip-flops.

When the \bar{E} input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When the \bar{E} input is HIGH the register will retain the present data independent of the CP input.

Truth Table

Inputs		Output	
\bar{E}	CP	D_n	Q_n
H	/	X	No Change
L	/	H	H
L	/	L	L


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

/ = LOW-to-HIGH Clock Transition

Logic Diagram



TL/F/9526-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambien: Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA

Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	-0.5V to V _{CC}
Standard Output TRI-STATE® Output	-0.5V to +5.5V

Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)
----------------------------------------------	--------------------------------------

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	-55°C to +125°C
Military	0°C to +70°C
Commercial	
Supply Voltage	+4.5V to +5.5V
Military	+4.5V to +5.5V
Commercial	

DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V _{CC}	Conditions
		Min	Typ	Max			
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage		-1.2		V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC}	2.5		V	Min	I _{OH} = -1 mA
	74F 10% V _{CC}	2.5					I _{OH} = -1 mA
	74F 5% V _{CC}	2.7					I _{OH} = -1 mA
V _{OL}	Output LOW Voltage	54F 10% V _{CC}	0.5		V	Min	I _{OL} = 20 mA
	74F 10% V _{CC}	0.5					I _{OL} = 20 mA
I _{IH}	Input HIGH Current		20		μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test		100		μA	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current		-0.6		mA	Max	V _{IN} = 0.5V
I _{OS}	Output Short-Circuit Current	-60	-150		mA	Max	V _{OUT} = 0V
I _{CEx}	Output HIGH Leakage Current		250		mA	Max	V _{OUT} = V _{CC}
I _{CCL}	Power Supply Current	30	45		mA	Max	V _O = LOW

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F		54F		74F		Units	Fig No		
		TA = + 25°C VCC = + 5.0V CL = 50 pF		TA, VCC = Mil CL = 50 pF		TA, VCC = Com CL = 50 pF					
		Min	Typ	Max	Min	Max	Min				
f _{max}	Maximum Input Frequency	80	100		70		80	MHz	2-1		
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n	3.0 3.5	5.5 6.0	7.5 8.5	3.0 3.5	10.0 10.5	3.0 3.5	8.5 9.5	ns	2-3	

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F		54F		74F		Units	Fig No		
		TA = + 25°C VCC = + 5.0V		TA, VCC = Mil		TA, VCC = Com					
		Min	Max	Min	Max	Min	Max				
t _{s(H)} t _{s(L)}	Setup Time, HIGH or LOW D _n to CP	4.0 4.0		5.0 5.0		4.0 4.0		ns	2-6		
t _{h(H)} t _{h(L)}	Hold Time, HIGH or LOW D _n to CP	0 0		2.0 2.0		0 0					
t _{s(H)} t _{s(L)}	Setup Time, HIGH or LOW E to CP	4.0 10.0		4.5 13.0		4.0 10.0		ns	2-6		
t _{h(H)} t _{h(L)}	Hold Time, HIGH or LOW E to CP	0 0		0 0		0 0					
t _{w(H)} t _{w(L)}	CP Pulse Width HIGH or LOW	4.0 6.0		5.0 7.5		4.0 6.0		ns	2-4		