

Quad, Wideband **Monolithic Op Amp**

APPLICATIONS:

- composite video distribution amps
- HDTV amplifiers
- RGB-video amplifiers
- CCD signal processing
- active filters
- instrumentation diff amps
- channelized EW

DESCRIPTION:

The CLC415 is a wideband, quad, monolithic operational amplifier designed for intermediate-gain applications where power and cost per channel are of primary concern. Benefitting from Comlinear's current feedback architecture, the CLC415 offers a gain range of ±1 to ±10 while providing stable, oscillation-free operation without external compensation, even at unity gain.

Operating from ±5V supplies, the CLC415 consumes only 50mW of power per channel, yet maintains a 160MHz small-signal bandwidth and a 1500V/µs slew rate. High density applications requiring an integrated solution will enjoy the CLC415's 70dB channel isolation (input referred @ 5MHz).

With its exceptional differential gain and phase, typically 0.03% and 0.03° @ 3.58MHz, the CLC415 is designed to meet the performance and cost per channel requirements of high volume composite video applications. The CLC415's large-signal bandwidth, high slew rate and high drive capability are features well suited for RGB-video applications.

The CLC415 is a guad version of the high speed CLC406 while the CLC414 is a lower power quad version of the same. Both of these quads afford the designer lower power consumption and lower cost per channel with the additional benefit of requiring less board space per amplifier.


Constructed using an advanced, complementary bipolar process and Comlinear's proven current feedback architectures, the CLC415 is available in several versions to meet a variety of requirements.


CLC415AJP	-40°C to +85°C	14-pin plastic DIP
CLC415AJE	-40°C to +85°C	14-pin plastic SOIC
CLC415AID	-40°C to +85°C	14-pin hermetic side-brazed ceramic DIP
CLC415A8D	-55°C to +125°C	14-pin hermetic side-brazed ceramic DIP, ML-STD-883, Level B
CLC415ALC	-55°C to +125°C	dice
CLC415AMC	-55°C to +125°C	dice qualified to Method 5008, MIL- STD-883, Level B

Contact factory for other packages. DESC SMD number 5962-93055.

FEATURES (typical):

- 160MHz small-signal bandwidth
- 5mA quiescent current per amplifier
- 70dB channel isolation @ 5MHz
- 0.03%/0.03° differential gain/phase
- 12ns settling to 0.1%
- 1500V/µs slew rate
- 2.0ns rise and fall time (2V_{pp})
- 70mA output current per amplifier





Electrical Characteristics ($A_V = +6$; $V_{co} = \pm 5V$; $R_L = 100\Omega$; $R_I = 500\Omega$)

in the state of th									
PARAMETERS CONDITIONS		TYP	MAX	& MIN RAT	INGS	UNITS	SYMBOL		
Ambient Temperature	CLC415AJ/AI	+25°C	-40°C	+25°C	+85°C	<u> </u>			
Ambient Temperature	CLC415A8/AL/AM	+25°C	–55°C	+25°C	+125°C	ŀ			
FREQUENCY DOMAIN RE	SPONSE								
† –3dB bandwidth	$V_{out} < 2V_{pp}$	160	>120	>120	>90	MHz	SSBW		
	$V_{out}^{out} < 5V_{oo}$	120	>85	>90	>80	MHz	LSBW		
gain flatness ¹	V _{out} <5V _{pp} V _{out} <2V _{pp} DC to 25MHz	l	l		1		20011		
† peaking † peaking	DC to 25MHz	∥ 0	<0.2	<0.2	<0.2	dB	GFPL		
† peaking	>25MHz	0	<0.5	<0.5	<0.5	dB	GFPH		
† rolloff	DC to 50MHz	0.2	<0.7	<0.7	<1.1	dB	GFR		
linear phase deviation	DC to 75MHZ	0.5	<1.0	<1.0	<1.3	•	LPD		
differential gain (A _v =+2)	150Ω load, 3.58MHz	0.03	<0.08	<0.08	<0.08	%	DG1		
differential phase (A _{v=+2})	4.43MHz	0.03	<0.10	<0.10	<0.10	%	DG2		
differential priase (A _v =+2)	4.43MHz	0.03	<0.08	<0.08	<0.08		DP1		
crosstalk input referred	5MHz (all hostile)	0.03 65	<0.10 <60	<0.10	<0.10	-15	DP2		
input referred	5MHz (chan. to chan.)	70	<63	<60 <63	<59	dB	XT		
		70	<03	<03	<62	dB	CXT		
TIME DOMAIN RESPONSE rise and fall time									
rise and fall time	2V step	2.0	<3.0	<3.0	<4.0	ns	TRS		
settling time to 0.1%	5V step 2V step	3.0	<4.0	<3.6	<4.5	ns	TRL		
overshoot	2V step 2V step	12 8	<18	<18	<22	ns	TS		
slew rate	zv step	1500	<12 >1200	<12	<12	%	os		
		1500	>1200	>1200	>1000	V/μs	SR		
DISTORTION AND NOISE I						ĺ			
†2nd harmonic distortion †3rd harmonic distortion	2V _{pp} , 20MHz	-44	<-38	<-38	<-34	dBc	HD2		
equivalent noise input	2V _{pp} , 20MHz	-54	<-46	<-46	<-42	dBc	HD3		
non-inverting voltage	~ 1M≥>	ا مما		0.0	4.0	\ 	l		
inverting current	>1MHz	3.0	<3.6	<3.6	<4.0	nV/√Hz	VN		
non-inverting current	>1MHz	11.5	<14	<14	<16	pA√Hz	ICN		
total noise floor	>1MHz	2.0 -157	<2.6	<2.6	<3.0	pA√Hz	NCN		
total integrated noise	>1MHz to 100MHz	37	<-155	<-155	<-154	dBm _{1Hz}	SNF		
		3/	<44	<44	<48	μV	INV		
STATIC, DC PERFORMANCE			1	_					
*input offset voltage	- #C ! A	2	<9	<5	<10	mV	VIO		
average temperature co		20	<50		<50	μV/°C	DVIO		
*input bias current non-inverting average temperature coefficient		5 30	<25	<13	<13	μA	IBN		
*input bias current inverting		30	<150 <18	 <10	<50	nA/°C	DIBN		
average temperature coefficient		20	<100	<10	<15 < 5 0	IμA nA°C	IBI		
tpower supply rejection ratio		55	>47	>47	×30 >45	dB	DIBI PSRR		
common mode rejection ratio		50	>45	>45	<i>7</i> 3	dB	CMRR		
*supply current, all channels	no load	20	<27 │	<26	<24	l mA	ICC		
MISCELLANEOUS PERFORMANCE						- 			
non-inverting input resistance		1300	>300	>600	>600	kΩ	DINI		
non-inverting input capacitand	e l	1.0	2.0	<2.0	>000 <2.0	pF	RIN CIN		
ouput impedance	DC	0.2	√0.6	₹0.3	<0.2	Ω	RO		
output voltage range	R _L =100Ω	±2.6	±2.3	±2.5	±2.5	l 👸	l vo		
common mode input range	-	±2.2	±1.4	±2.0	±2.0	Ιν̈́	CMIR		
output current	ì	70	50	50	50	mA	10		
	i								
			<u></u>						

Absolute Maximum Rating

V_{cc} ±7V out output is short circuit protected to ground, however, maximum reliability is obtained if Iout does not exceed... 70mA

common mode input voltage ±V∞ ±10V differential input voltage maximum junction temperature +175°C operating temperature range AJ/AI: -40°C to +85°C

A8/AL/AM: -55°C to +125°C storage temperature range -65°C to +150°C

recommended gain range: ±1 to ±10

Notes:

AI, AJ 100% tested at +25°C, sample at +85°C. AJ Sample tested at +25°C

ΑI 100% tested at +25°C †


100% tested +25°C, -55°C, +125°C. 100% tested +25°C, sample at -55°C, +125°C. **A8** Α8 AL, AM 100% wafer probed at +25°C to +25°C min/max specifications.


note 1: Gain flatness tests performed from 0.1 MHz

Comlinear reserves the right to change specifications without notice.

lead temperature (soldering 10 sec)

+300°C






Feedback Resistor

The CLC415 achieves its exceptional AC performance while requiring very low quiescent power by using the current feedback topology and an internal slew rate enhancement circuit. The loop gain and frequency response for a current feedback op amp is predominantly set by the feedback resistor value. The CLC415 is optimized for a gain of +6 to use a 500Ω feedback resistor (use a 900 Ω R, for maximally flat response at a gain of +2). Using lower values can lead to excessive ringing in the pulse response while a higher value will limit the bandwidth.

Application Note OA-13 provides a more detailed discussion of choosing a feedback resistor. The equations found in this application note are to be considered a starting point for the determination of R, at any gain. The value of input impedance for the CLC415 is approximately 60Ω . These equations do not account for parasitic capacitance at the inverting input nor across R. The plot found below entitled "Recommended R, vs. Gain" offers values of R, which will optimize the frequency response of the CLC415 over its ± 1 to ± 10 gain range. Unlike voltage feedback, current feedback op amps require a non-zero R_f for unity gain followers.



Unused Amplifiers

It is recommended that any unused amplifiers in the quad package be connected as unity gain followers ($R_i = 500\Omega$) with the non-inverting input tied to ground through a 50Ω resistor.

Slew Rate and Harmonic Distortion


Please see the application information for the CLC406.

Differential Gain and Phase

Differential gain and phase performance specifications are common to composite video distribution applications. These specifications refer to the change in small signal gain and phase of the color subcarrier frequency (4.43MHz for PAL composite video) as the amplifier output is swept over a range of DC voltages. Application Note OA-08 provides an additional discussion of differential gain and phase measurements.

Non-inverting Source Impedance

For best operation, the DC source impedance looking out of the non-inverting input should be less than $3k\Omega$ but greater than 20 Ω . Parasitic self oscillations may occur in the input transistors if the DC source impedance is out of 3 – 100



this range. This impedance also acts as the gain for the non-inverting input bias and noise currents and therefore can become troublesome for high values of DC source impedance. The inverting configuration of Figure 2 shows a 25 Ω resistor to ground on the non-inverting input which insures stability but does not provide bias current cancellation. The input bias currents are unrelated for a current feedback amplifier which eliminates the need for source impedance matching to achieve bias current cancellation.

DC Accuracy and Noise

Please refer to the application information section of the CLC406 for a discussion of output offset voltage and spot noise calculation.

Crosstalk

In any multi-channel integrated circuit there is an undesirable tendency for the signal in one channel to couple with and reproduce itself in the output of another channel. This effect is referred to as crosstalk. Crosstalk is expressed as channel separation or channel isolation which indicates the magnitude of this undesirable effect. This effect is measured by driving one or more channels and observing the output of the other undriven channel(s). The CLC415 plot page offers two different graphs detailing the effect of crosstalk over frequency. One plot entitled "All-Hostile Crosstalk Isolation" graphs all-hostile, inputreferred crosstalk. All-hostile crosstalk refers to the condition where three channels are driven simultaneously while observing the output of the undriven fourth channel. Input-referred implies that crosstalk is directly affected by gain and therefore a higher gain increases the crosstalk effect by a factor equal to that gain setting. The plot entitled "Most Susceptible Channel-to-Channel Pulse Coupling" describes the effect of crosstalk when one channel is driven with a $\rm 2V_{pp}$ pulse while the output of the most effected channel is observed.

Printed Circuit Layout

As with any high speed component, a careful attention to the board layout is necessary for optimum performance. Of particular importance is the careful control of parasitic capacitances on the output pin. As the output impedance plot shows, the closed loop output for the CLC415 eventually becomes inductive as the loop gain rolls off with increasing frequency. Direct capacitive loading on the output pin can quickly lead to peaking in the frequency response, overshoot in the pulse response, ringing or even sustained oscillations. The "Settling Time vs. Capacitive Load" plot should be used as a starting point for the selection of a series output resistor when a capacitive load must be driven. A quad amplifier will require careful attention to signal routing in order to minimize the effects of crosstalk. Signal coupling through the power supplies can be reduced with bypass capacitors placed close to the device supply pins.

Evaluation Board

Evaluation PC boards (part number 730024 for throughhole and 730031 for SOIC) for the CLC415 are available.