

# Am2905

Quad Two-Input OC Bus Transceiver with Three-State Receiver

## DISTINCTIVE CHARACTERISTICS

- Quad high-speed LSI bus-transceiver
- Open-collector bus driver output can sink 100mA at 0.8V max
- Two-port input to D-type register on driver
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12 mA
- Advanced low-power Schottky processing

## GENERAL DESCRIPTION


The Am2905 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches that feature three-state outputs.

This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100mA at 0.8V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input (BE) is used to force the driver outputs to the high-impedance state. When BE is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.

The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the  $A_i$  data is stored in the register and when S is HIGH, the  $B_i$  data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.

Data from the A or B inputs is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and OE LOW). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control (OE) input. When OE is HIGH, the receiver outputs are in the high-impedance state.

## BLOCK DIAGRAM




BD001860

5

### CONNECTION DIAGRAM Top View


D-24-1



CD002090


Note: Pin 1 is marked for orientation

### LOGIC SYMBOL



LS000820


### METALLIZATION AND PAD LAYOUT



DIE SIZE 0.080" x 0.130"

### ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations	
Am2905	PC DC, DCB, DM, DMB FM, FMB XC, XM

#### Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

## PIN DESCRIPTION

Pin No.	Name	I/O	Description
4, 8, 16, 20	A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , A <sub>3</sub>	I	The "A" word data input into the two input multiplexer of the driver register.
3, 9, 15, 21	B <sub>0</sub> , B <sub>1</sub> , B <sub>2</sub> , B <sub>3</sub>	I	The "B" word data input into the two input multiplexers of the driver register.
13	S	I	Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH, the B word is applied to the driver register.
23	DRCP	I	Driver Clock Pulse. Clock pulse for the driver register.
11	BE	I	Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.
5 7 17, 19	BUS <sub>0</sub> , BUS <sub>1</sub> , BUS <sub>2</sub> , BUS <sub>3</sub>	I/O	The four driver outputs and receiver inputs (data is inverted).
2, 10 14, 22	R <sub>0</sub> , R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub>	O	The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.
1	RLE	O	Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.
12	OE	I	Output Enable. When the OE input is HIGH, the four three state receiver outputs are in the high-impedance state.


## FUNCTION TABLE

5

INPUTS							INTERNAL TO DEVICE		BUS	OUTPUT	FUNCTION
S	A <sub>i</sub>	B <sub>i</sub>	DRCP	BE	RLE	OE	D <sub>i</sub>	Q <sub>i</sub>	BUS <sub>i</sub>	R <sub>i</sub>	
X	X	X	X	H	X	X	X	X	Z	X	Driver output disable
X	X	X	X	X	X	H	X	X	X	Z	Receiver output disable
X	X	X	X	H	L	L	X	L	L	H	Driver output disable and receive data via Bus input
X	X	X	X	X	H	X	X	NC	X	X	Latch received data
L	L	X	↑	X	X	X	L	X	X	X	Load driver register
L	H	X	↑	X	X	X	H	X	X	X	
H	X	L	↑	X	X	X	L	X	X	X	
H	X	H	↑	X	X	X	H	X	X	X	
X	X	X	L	X	X	X	NC	X	X	X	No driver clock restrictions
X	X	X	H	X	X	X	NC	X	X	X	
X	X	X	X	L	X	X	L	X	H	X	Drive Bus
X	X	X	X	L	X	X	H	X	L	X	

H = HIGH      Z = HIGH Impedance      X = Don't care      i = 0, 1, 2, 3  
L = LOW      NC = No change      ↑ = LOW to HIGH transition

# APPLICATIONS



AF001350

The Am2905 is a universal Bus Transceiver useful for many system data, address, control and timing input/output interfaces.

**ABSOLUTE MAXIMUM RATINGS**

Storage Temperature .....	-65°C to +150°C
(Ambient) Temperature Under Bias .....	-55°C to +125°C
Supply Voltage to Ground Potential	
Continuous .....	-0.5V to +7.0V
DC Voltage Applied to Outputs for	
HIGH Output State .....	-0.5V to +V <sub>CC</sub> max
DC Input Voltage .....	-0.5V to +7V
DC Output Current, Into Outputs	
(Except Bus) .....	30mA
DC Output Current, Into Bus .....	200mA
DC Input Current .....	-30mA to +5.0mA

Stresses above those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

**OPERATING RANGES**

## Commercial (C) Devices

Temperature .....	0°C to +70°C
Supply Voltage .....	+4.75V to +5.25V

## Military (M) Devices

Temperature .....	-55°C to +125°C
Supply Voltage .....	+4.5V to +5.5V

Operating ranges define those limits over which the functionality of the device is guaranteed.

**DC CHARACTERISTICS** over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)		Min	Typ (Note 1)	Max	Units
V <sub>OH</sub>	Receiver Output HIGH Voltage	V <sub>CC</sub> = V <sub>IN</sub> V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	MIL, I <sub>OH</sub> = -1.0mA	2.4	3.4		Volts
			COM'L, I <sub>OH</sub> = -2.6mA	2.4	3.4		
V <sub>OL</sub>	Receiver Output LOW Voltage	V <sub>CC</sub> = MIN V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>OL</sub> = 4mA		0.27	0.4	Volts
			I <sub>OL</sub> = 8mA		0.32	0.45	
			I <sub>OL</sub> = 12mA		0.37	0.5	
V <sub>IH</sub>	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs		2.0			Volts
V <sub>IL</sub>	Input LOW Level (Except Bus)		Guaranteed input logical LOW for all inputs	MIL		0.7	Volts
				COM'L		0.8	
V <sub>I</sub>	Input Clamp Voltage (Except Bus)	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18mA				-1.5	Volts
I <sub>IL</sub>	Input LOW Current (Except Bus)	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4V				-0.36	mA
I <sub>IH</sub>	Input HIGH Current (Except Bus)	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7V				20	μA
I <sub>I</sub>	Input HIGH Current (Except Bus)	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5V				100	μA
I <sub>O</sub>	Receiver Off-State Output Current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4V			20	μA
			V <sub>O</sub> = 0.4V			-20	
I <sub>SC</sub>	Receiver Output Short Circuit Current	V <sub>CC</sub> = MAX		-12		-65	mA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = MAX, All inputs = GND			69	105	mA


- Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.  
 2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.  
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

**BUS INPUT/OUTPUT CHARACTERISTICS** over operating temperature range

Parameters	Description	Test Conditions (Note 2)		Min	Typ (Note 1)	Max	Units
V <sub>OL</sub>	Bus Output LOW Voltage	V <sub>CC</sub> = MIN	I <sub>OL</sub> = 40mA		0.32	0.5	Volts
			I <sub>OL</sub> = 70mA		0.41	0.7	
			I <sub>OL</sub> = 100mA		0.55	0.8	
I <sub>O</sub>	Bus Leakage Current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.4V			-50	μA
			V <sub>O</sub> = 4.5V	MIL		200	
				COM'L		100	
I <sub>OFF</sub>	Bus Leakage Current (Power OFF)	V <sub>O</sub> = 4.5V				100	μA
V <sub>TH</sub>	Receiver Input HIGH Threshold	Bus Enable = 2.4V	MIL	2.4	2.0		Volts
			COM'L	2.3	2.0		
V <sub>TL</sub>	Receiver Input LOW Threshold	Bus enable = 2.4V	MIL		2.0	1.5	Volts
			COM'L		2.0	1.6	


### TYPICAL PERFORMANCE CURVES

**Bus Output Low Voltage Versus Ambient Temperature**




OP001340

**Receiver Threshold Variation Versus Ambient Temperature**



OP001330

### INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



IC000390


Note: Actual current flow direction shown.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified


Parameters	Description	Test Conditions	COMMERCIAL			MILITARY			Units
			Am2905			Am2905			
			Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	
t <sub>PHL</sub>	Driver Clock (DRCP) to Bus	C <sub>L</sub> (BUS) = 50 pF R <sub>L</sub> (BUS) = 50 Ω		21	36		21	40	ns
t <sub>PLH</sub>				21	36		21	40	
t <sub>PHL</sub>				13	23		13	26	
t <sub>PLH</sub>	Bus Enable ( $\overline{BE}$ ) to Bus			13	23		13	26	ns
t <sub>s</sub>	Data Inputs (A or B)		23			25			ns
t <sub>h</sub>			7.0			8.0			
t <sub>s</sub>	Select Input (S)		30			33			ns
t <sub>h</sub>			7.0			8.0			
t <sub>PW</sub>	Driver Clock (DRCP) Pulse Width (HIGH)		25			28			ns
t <sub>PLH</sub>	Bus to Receive Output (Latch Enable)	C <sub>L</sub> = 15 pF R <sub>L</sub> = 2.0 kΩ		18	34		18	37	ns
t <sub>PHL</sub>				18	34		18	37	
t <sub>PLH</sub>	Latch Enable to Receiver Output			21	34		21	37	ns
t <sub>PHL</sub>				21	34		21	37	
t <sub>s</sub>	Bus to Latch Enable ( $\overline{BLE}$ )		18			21			ns
t <sub>h</sub>			5.0			7.0			
t <sub>ZH</sub>	Output Control to Receiver Output			14	25		14	28	ns
t <sub>ZL</sub>				14	25		14	28	
t <sub>HZ</sub>	Output Control to Receiver Output			14	25		14	28	ns
t <sub>LZ</sub>				14	25		14	28	

- Notes:
1. Typical limits are at V<sub>CC</sub> = 5.0 V, 25°C ambient and maximum loading.
  2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
  3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

### SWITCHING TEST CIRCUIT



## SWITCHING WAVEFORMS



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the  $\overline{\text{BUS}}$  to R combinatorial delay.