Am2905

Quad Two-Input OC Bus Transceiver with Three-State Receiver

DISTINCTIVE CHARACTERISTICS

- Quad high-speed LSI bus-transceiver
- Open-collector bus driver output can sink 100mA at 0.8V max
- Two-port input to D-type register on driver
- · Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12 mA
- Advanced low-power Schottky processing

GENERAL DESCRIPTION

The Am2905 is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops with a built-in two-input multiplexer on each. The flip-flop outputs are connected to four opencollector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches that feature three-state outputs.

This LSI bus transceiver is fabricated using advanced lowpower Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100mA at 0.8V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input (BE) is used to force the driver outputs to the high-impedance state. When BE is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.

The input register consists of four D-type flip-flops with a buffered common clock and a two-input multiplexer at the input of each flip-flop. A common select input (S) controls the four multiplexers. When S is LOW, the Ai data is stored in the register and when S is HIGH, the Bi data is stored. The buffered common clock (DRCP) enters the data into this driver register on the LOW-to-HIGH transition.


Data from the A or B inputs is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in Dtype latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and OE LOW). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have threestate outputs and are controlled by a buffered common three-state control (OE) input. When OE is HIGH, the receiver outputs are in the high-impedance state.

BLOCK DIAGRAM BUS, BUS, BUS, BD001860

05397A

CONNECTION DIAGRAM Top View


D-24-1




Note: Pin 1 is marked for orientation

LOGIC SYMBOL

METALLIZATION AND PAD LAYOUT






DIE SIZE 0.080" x 0.130"

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Device type OC Bus Transceiver

Valid Con	nbinations
Am2905	PC DC, DCB, DM, DMB FM, FMB XC, XM

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

Pin No.	Name	1/0	Description
	A ₀ , A ₁ , A ₂ , A ₃	'	The "A" word data input into the two input multiplexer of the driver register.
3, 9, 15, 21	B ₀ , B ₁ , B ₂ , B ₃	1	The "B" word data input into the two input multiplexers of the driver register.
13	s	1	Select. When the select input is LOW, the A data word is applied to the driver register. When the select input is HIGH the B word is applied to the driver register.
23	DRCP	1	Driver Clock Pulse. Clock pulse for the driver register.
11	BE	1	Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.
5 7 17, 19	BUS ₀ . BUS ₁ BUS ₂ , BUS ₃	1/0	The four driver outputs and receiver inputs (data is inverted).
2, 10 14, 22	R ₀ , R ₁ , R ₂ , R ₃	0	The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.
1	FILE	0	Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RL is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.
12	ŌĒ	Ti	Output Enable. When the OE input is HIGH, the four three state receiver outputs are in the high-impedance state

FUNCTION TABLE

			INPU"	rs				RNAL EVICE	BUS	OUTPUT				
S	Ai	笛	DRCP	BE	RLE	ŌE	Di	ã	BUS	.Rj	FUNCTION			
Х	х	х	Х	Н	Х	Х	Х	X	Z	Х	Driver output disable			
х	х	х	х	Х	х	н	Х	х	х	Z	Receiver output disable			
X	X X	X	×	HH	L	7 7	X	L	L	H	Driver output disable and receive data via Bus input			
Х	х	×	х	Х	н	х	х	NC	×	х	Latch received data			
LLHH	L H X	XXLH	† † † † † † † † † † † † † † † † † † † †	X X X	X X X	X X X	בובו	X X X	X X X	X X X	Load driver register			
X	X	X	LΗ	X	X	X	NC NC	X	X	X	No driver clock restrictions			
X X	X X	×	X X	Į.	X X	X X	H	X X	H	X X	Drive Bus			

H = HIGH

Z = HIGH Impedance X = Don't care
NC = No change t = LOW to His

i = 0, 1, 2, 3

L = LOW

t = LOW to HIGH transition

ADDRESS DATA DISPLAY A CONTROL A CONTROL

ADDRESS BUS

AF001350

CONTROL BUS

The Am2905 is a universal Bus Transceiver useful for many system data, address, control and timing input/output interfaces.

DATA BUS

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
(Ambient) Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs for
HIGH Output State0.5V to +VCC max
DC Input Voltage0.5V to +7V
DC Output Current, Into Outputs
(Except Bus) 30mA
DC Output Current, Into Bus200mA
DC Input Current30mA to +5.0mA
<u> </u>

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature0°C to +7	0°C
Supply Voltage + 4.75V to +5.	25V
Military (M) Devices	
Temperature55°C to +12	5°C
Supply Voltage +4.5V to +5	5.5V
Operating ranges define those limits over which the func- ality of the device is guaranteed.	ion-

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Condi	Test Conditions (Note 2)				Max	Units
	Receiver Output	V _{CC} = V _{IN}	MIL, IOH = -1.0mA		2.4	3.4		
Vон	HIGH Voltage	VIN * VIL OF VIH	COM'L,	COM'L, IOH = -2.6mA		3.4		Voits
	1		I _{OL} = 4r	nA		0.27	0.4	
VOL	Receiver Output	V _{CC} = MIN	IOL = 8r	nA		0.32	0.45	Volts
J	LOW Voltage	VIN - VIL or VIH	IOL = 12	mA		0.37	0.5	1
V _{IH}	Input HIGH Level (Except Bus)	Guaranteed input logic for all inputs	Guaranteed input logical HIGH for all inputs					Volts
	Input LOW Level	Guaranteed input logic	al LOW	MIL			0.7	Valle
VIL	(Except Bus)	for all inputs		COM'L			0.8	Volts
V _i	Input Clamp Voltage (Except Bus)	V _{CC} = MiN, I _{IN} = -18r	V _{CC} = MiN, I _{IN} = -18mA				-1.5	Volts
h _L	input LOW Current (Except Bus)	V _{CC} = MAX, V _{IN} = 0.4	v				-0.36	mA
liH	Input HIGH Current (Except Bus)	V _{CC} = MAX, V _{IN} = 2.7	v				20	μА
lį	Input HIGH Current (Except Bus)	V _{CC} = MAX, V _{IN} = 5.5	V _{CC} = MAX, V _{IN} = 5.5V				100	μА
	Receiver Off-State	1/ 144V		V _O = 2.4V			20	
10	Output Current	ACC - MAY	V _{CC} = MAX				-20	μA
Isc	Receiver Output Short Circuit Current	V _{CC} = MAX	V _{CC} = MAX				-65	mA
lcc	Power Supply Current	V _{CC} = MAX, All inputs	- GND			69	105	mA


Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.
 For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

BUS INPUT/OUTPUT CHARACTERISTICS over operating temperature range


Parameters	Description	Те	st Conditions (Note	Min	Typ (Note 1)	Max	Units	
VOL Bus Output			I _{OL} = 40mA	I _{OL} = 40mA I _{OL} = 70mA			0.5	
	Bus Output LOW Voltage	V _{CC} = MIN	I _{OL} = 70mA				0.7	Volts
			I _{OL} = 100mA			0.55	0.8	1
lo	Bus Leakage Current	V _{CC} = MAX	V _O = 0.4V	V _O = 0.4V			-50	
			16 4 514	MIL			200	μА
_			V _O = 4.5V	COM'L			100	
OFF	Bus Leakage Current (Power OFF)	V _O = 4.5V	V _O = 4.5V				100	μΑ
	Receiver Input HIGH			MIL COM'L		2.0		T
VTH	Threshold	Bus Enable = 2.4\	<i>l</i>			2.0		Volts
	Receiver Input LOW			MIL		2.0	1.5	
V _{TL}	Threshold	Bus enable = 2.4V COM'L				2.0	1.6	Volts

TYPICAL PERFORMANCE CURVES


Bus Output Low Voltage Versus Ambient Temperature



Receiver Threshold Variation Versus Ambient Temperature



INPUT/OUTPUT CURRENT INTERFACE CONDITIONS




Note: Actual current flow direction shown.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified


Parameters			C	OMMERCI	AL				
				Am2905					
	Description	Test Conditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
Фні. Фін	Driver Clock (DRCP) to Bus	C (B) C) = 50 = E		21	36 36		21	40	ns
tPHL.	Bus Enable (BE) to Bus	C _L (BUS) = 50 pF R _L (BUS) = 50 Ω		13	23		13	26 26	ns
tPLH ts	Data inputs (A or B)		23	13	2.5	25 8.0	13	20	ns
t _h	- Select Input (S)	-	30			33			ns
t _h	Driver Clock (DRCP) Pulse Width (HIGH)		7.0 25			8.0 28	<u> </u>		ns
tpLH tpHL	Bus to Receive Output (Latch Enable)	C _L = 15 pF R _L = 2.0 kΩ		18	34		18	37 37	ns
tPLH tPHL	Latch Enable to Receiver Output			21	34		21	37	ns
t _s	Bus to Latch Enable (RLE)		18	-	, ,	21 7.0	-	, 	nes
^t zн	Output Control to Receiver Output			14	25 25		14	28 28	ns
tzı. tHz tuz	- Output Control to Receiver Output	1		14	25 25		14	28 28	ns

- Notes: 1. Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.
 2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

SWITCHING TEST CIRCUIT



SWITCHING WAVEFORMS



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.