# 150-mA Low-Noise LDO Regulator With Error Flag and Discharge

### DESCRIPTION

The SiP21102 is a 150 mA CMOS LDO (low dropout) voltage regulator. It is the perfect choice for low voltage, low power applications. An ultra low ground current makes this part attractive for battery operated power systems. The SiP21102 also offers ultra low dropout voltage to prolong battery life in portable electronics. Systems requiring a quiet voltage source, will benefit from the SiP21102's low output noise. The SiP21102 is designed to maintain regulation while delivering 300 mA peak current, making it ideal for systems that have a high surge current upon turn-on.

For better transient response and regulation, an active pulldown circuit is built into the SiP21102 to clamp the output voltage when it rises beyond normal regulation. The SiP21102 automatically discharges the output voltage by connecting the output to ground through a 100  $\Omega$  n-channel MOSFET when the device is put in shutdown mode.

The SiP21102 features reverse battery protection to limit reverse current flow to approximately 1  $\mu$ A in the event reversed battery is applied at the input, thus preventing damage to the IC.

The SiP21102 is available in a lead (Pb)-free 5-pin SC70 package for operation over the industrial operating range (- 40  $^{\circ}$ C to 85  $^{\circ}$ C).

## FEATURES

- Ultra low dropout 130 mV at 150 mA load
- Low noise 75  $\mu V_{RMS}$  (10 Hz to 100 kHz bandwidth)
- Out-of-regulation error flag (power good)
- Shutdown control
- 110 µA ground current at 150 mA load
- 1.5 % guaranteed output voltage accuracy
- 300 mA peak output current capability
- Uses low ESR ceramic capacitors
- Fast start-up (50 μs)
- Fast line and load transient response ( $\leq$  30 µs)
- 1 µA maximum shutdown current
- Output current limit
- · Reverse battery protection
- · Built-in short circuit and thermal protection
- Output, auto-discharge In shutdown mode
- Fixed 1.2 V, 1.8 V, 2.5 V, 2.6 V, 2.8 V, 2.85 V, 3.0 V, 3.3 V, 5.0 V output voltage options
- SC70-5 package
- Compliant to RoHS Directive 2002/95/EC

### APPLICATIONS

- Cellular phones, wireless handsets
- Noise-sensitive electronic systems, laptop and palmtop computers
- PDAs
- Pagers
- Digital cameras
- MP3 player
- Wireless modem

### **TYPICAL APPLICATION CIRCUIT**



\* Pb containing terminations are not RoHS compliant, exemptions may apply.



RoHS

COMPLIANT

Vishay Siliconix



# Vishay Siliconix



ABSOLUTE MAXIMUM RATINGS

Parameter	Limit	Unit		
Input Voltage, V <sub>IN</sub> to GND	- 6.0 to 6.5	V		
V <sub>SD</sub> (See Detailed Description)	- 0.3 to V <sub>IN</sub>	V		
Output Current, I <sub>OUT</sub>	Short circuit protected			
Output Voltage, V <sub>OUT</sub>	- 0.3 to V <sub>IN</sub> + 0.3 V	V		
Package Power Dissipation, (P <sub>d</sub> ) <sup>b</sup>	384	mW		
Package Thermal Resistance, $(\theta_{JA})^a$	207	°C/W		
Maximum Junction Temperature, T <sub>J(max.)</sub> 150				
Storage Temperature, T <sub>STG</sub>	- 65 to 150			

Notes:

a. Device mounted with all leads soldered or welded to PC board.

b. Derate 4.8 mW/°C above  $T_A = 70$  °C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE					
Parameter	Limit	Unit			
Input Voltage, V <sub>IN</sub>	2 to 6	M			
Input Voltage, V <sub>SD</sub>	0 to V <sub>IN</sub>	v			
Operating Ambient Temperature, T <sub>A</sub>	- 40 to 85	°C			

 $C_{IN} = C_{OUT} = 1 \ \mu F$  (ceramic),  $C_{BP} = 0.01 \ \mu F$  (ceramic) Maximum ESP of  $C_{IN} = 0.4 \ O_{IN}$ 

Maximum ESR of  $C_{OUT}$ : 0.4  $\Omega$ 

SPECIFICATIONS							
		Test Conditions Unless Specified $T_A = 25 \text{ °C}, V_{IN} = V_{OUT(nom)} + 1 \text{ V}, I_{OUT} = 1 \text{ mA},$		Limits - 40 °C to 85 °C			
Parameter	Symbol	$C_{IN} = 1 \ \mu F, \ C_{OUT} = 1.0 \ \mu F, \ V_{\overline{SD}} = 1.5 \ V$ Temp. <sup>a</sup> Min. <sup>b</sup>		Typ. <sup>c</sup>	Max. <sup>b</sup>	Unit	
			-	-	-		
Input Voltage Range	V <sub>IN</sub>		Full	2		6	V
	Vour	1 mA < lour < 150 mA	Room	- 1.5	1	1.5	%
	•001	1 1 1 2 1001 - 100 1 2	Full	- 2.5	1	2.5	
Line Regulation ( $V_{OUT} \le 3 V$ )			Full	- 0.06		0.18	
Line Regulation (3.0 V < $V_{OUT} \le 3.6$ V)	$\Delta V_{OUT} \times 100$ $\Delta V_{IN} \times V_{OUT(nom)}$	From $V_{IN} = V_{OUT(nom)} + 1 V$ to $V_{OUT(nom)} + 2 V$	Full	0		0.3	%/V
Line Regulation (5 V Version)		From $V_{IN} = 5.5 V$ to 6 V		0		0.4	
Dropout Voltage <sup>d, g</sup>		I <sub>OUT</sub> = 1 mA	Room		1		
		$l_{our} = 50 \text{ mA}$	Room		45	80	
		1001 - 30 1111	Full		50	90	
(001(nom) = 2.00)		$l_{out} = 150 \text{ mA}$	Room		130	180	
	V <sub>IN</sub> - V <sub>OUT</sub>	lour = 50 mA	Full			220	mV
Dropout Voltage <sup>d, g</sup>			Room		65	100	
		.001	Full			120	
$(V_{OUT(nom)} < 2.6 \text{ V}, V_{IN} \ge 2 \text{ V})$		lour - 150 mA	Room		190	250	
		1001 - 100 m/	Full			300	



## Vishay Siliconix

SPECIFICATIONS								
		Test Conditions Unless Specified			Limits		,	
		$T_A = 25 \text{ °C}, V_{IN} = V_{OUT(nom)} + 1 \text{ V}, I_{OUT} = 1 \text{ mA},$			- 40	°C to 8	5°C	
Parameter	Symbol	$C_{IN} = 1 \ \mu F, C_{OUT} = 1.0 \ \mu F,$	V <sub>SD</sub> = 1.5 V	Temp. <sup>a</sup>	Min. <sup>b</sup>	Typ. <sup>c</sup>	Max. <sup>D</sup>	Unit
	1				T			
		I <sub>OUT</sub> = 0 mA		Room		100	150	
Ground Pin Current <sup>e, g</sup>				Full		110	180	μA
$(VOUT(nom) \ge 3 V)$		I <sub>OUT</sub> = 150 mA		Room		110	200	
	- I <sub>GND</sub>	I <sub>OUT</sub> = 0 mA		Room		110	170	
Ground Pin Current <sup>e</sup>				Full		110	200	
$(V_{OUT(nom)} > 3 V)$				Boom		120	200	
		l <sub>OUT</sub> = 150 mA	L Contraction of the second seco	Full			230	
Peak Output current	I <sub>O(peak)</sub>	$V_{OUT} \ge 0.95 \times V_{OUT(nom)}$	t <sub>PW</sub> = 2 ms	Full	300			mA
· ·	- (p)		f = 1 kHz	Room		60		
Ripple Rejection	$\Delta V_{OUT} / \Delta V_{IN}$	I <sub>OUT</sub> = 150 mA	f = 10 kHz	Room		40		dB
			f = 100 kHz	Room		30		1
Dynamic Line Regulation	V <sub>O(line)</sub>	V <sub>IN</sub> : V <sub>OUT(nom)</sub> + 1 V to V <sub>O</sub>	UT(nom) + 2 V	Room		20		
		$t_r/t_f = 2 \ \mu s, \ I_{OUT} = 150 \ mA$		_				mV
Dynamic Load Regulation	V <sub>O(load)</sub>	I <sub>OUT</sub> : 1 mA to 150 mA, 1	t <sub>r</sub> /t <sub>f</sub> = 2 μs	Room		20		ļ
Thermal Shutdown Junction Temperature	T <sub>J(S/D)</sub>			Room		150		°C
Thermal Hysteresis	T <sub>HYST</sub>			Room		20		
Reverse current	I <sub>R</sub>	V <sub>IN</sub> = - 6.0 V		Room		1		μΑ
Short Circuit Current	I <sub>SC</sub>	V <sub>OUT</sub> = 0 V		Room		700		mA
Shutdown				•				
Shutdown Supply Current	I <sub>CC(off)</sub>	$V_{\overline{SD}} = 0 V$	$V_{\overline{SD}} = 0 V$			0.1	1	μA
SD Pin Input Voltago	V <sub>SD</sub>	High = regulator on (rising)		Full	1.5		V <sub>IN</sub>	V
3D Fill input voltage		Low = regulator off (falling)		Full			0.4	v
Auto Discharge Resistance	R_DIS	SiP21102 only		Room		100		Ω
SD Pin Input Current <sup>f</sup>	I <sub>IN(SD)</sub>	$V_{\overline{SD}} = 1.5 \text{ V}, V_{\overline{IN}} = 6 \text{ V}$		Room		0.7		μΑ
SD Hysteresis	V <sub>HYST(SD)</sub>			Full		150		mV
V <sub>OUT</sub> Turn-On Time	t <sub>ON</sub>	$V_{\overline{SD}}$ (See Figure 1), $I_{LOAD}$ = 100 nA		Room		50		μS
ERROR Output								
ERROR High Leakage	I <sub>OFF</sub>	$\overline{\text{ERROR}} \leq V_{\text{IN}}. V_{\text{OUT}} \text{ in regulation}$		Full			1	μΑ
ERROR Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 0.5 mA		Full			0.4	V
EBBOB Voltage Threshold	Verson	$V_{OUT}$ below $V_{OUT(nom)}^{g}$ , $V_{IN} \ge 2 V$ $V_{OUT}$ falling, $I_{OUT} = 1 \text{ mA}$ , $V_{OUT(nom)} \ge 2 V$		Full	- 2	- 4	- 6	
	* ERROR	$V_{OUT(rom)}^{g} < 2 V, V_{IN} > 2 V$		Full		- 4		%
ERROR Voltage Threshold Hysteresis	V <sub>HYST</sub> (ERROR)			Room		1.5		

Notes:

a. Room = 25 °C, Full = - 40 °C to 85 °C.

b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.

c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. Typical values for dropout voltage at  $V_{OUT} \ge 2 V$  are measured at  $V_{OUT} = 3.3 V$ , while typical values for dropout voltage at  $V_{OUT} < 2 V$  are measured at  $V_{OUT} = 1.8 V$ .

d. Dropout voltage is defined as the input to output differential voltage at which the output voltage drops 2 % below the output voltage measured with a 1 V differential, provided that V<sub>IN</sub> does not drop below 2.0 V.

e. Ground current is specified for normal operation as well as "drop-out" operation.

f. The device's shutdown pin includes a typical 2 MΩ internal pull-down resistor connected to ground.

g.  $V_{OUT(nom)}$  is  $V_{OUT}$  when measured with a 1 V differential to  $V_{IN}.$ 

# SiP21102

Vishay Siliconix



## TIMING WAVEFORMS





## **PIN CONFIGURATION**



PIN DESCRIPTION						
Pin Number	Name	Function				
1	V <sub>IN</sub>	Input supply pin. Bypass this pin with a 1 $\mu$ F ceramic or tantalum capacitor to ground				
2	GND	Ground pin. For better thermal capability, directly connected to large ground plane				
3	SD	By applying less than 0.4 V to this pin, the device will be turned off. Connect this pin to $V_{IN}$ if unused				
4	ERROR	The open drain output is an error flag output which goes low when V <sub>OUT</sub> drops 4 % below its nominal voltage.				
5	V <sub>OUT</sub>	Output voltage. Connect C <sub>OUT</sub> between this pin and ground.				

ORDERING INFORMATION							
Part Number	Marking	Voltage	Temperature Range	Package			
SiP21102DR-12-E3	YOLL	1.2					
SiP21102DR-18-E3	E0LL	1.8					
SiP21102DR-25-E3	E3LL	2.5					
SiP21102DR-26-E3	E4LL	2.6	7				
SiP21102DR-27-E3	E5LL	2.7	40 °C to 85 °C	SC70 5			
SiP21102DR-28-E3	E6LL	2.8	- 40 C 10 85 C	3070-5			
SiP21102DR-285-E3	A7LL	2.85					
SiP21102DR-30-E3	E9LL	3.0					
SiP21102DR-33-E3	F0LL	3.3					
SiP21102DR-50-E3	F3LL	5.0					

Notes: LL = Lot Code.



85

7

### TYPICAL CHARACTERISTICS Internally Regulated, 25 °C, unless otherwise noted



85

# SiP21102



# Vishay Siliconix

## TYPICAL CHARACTERISTICS Internally Regulated, 25 °C, unless otherwise noted





SiP21102 Vishay Siliconix

### **TYPICAL WAVEFORMS**







Line Transient Response-1



Load Transient Response-2



 $\begin{array}{l} V_{INSTEP}=5 \ \text{to} \ 4 \ V \\ V_{OUT}=3 \ V \\ C_{OUT}=1 \ \mu F \\ C_{IN}=1 \ \mu F \\ I_{LOAD}=150 \ \text{mA} \\ t_{fall}=5 \ \mu s \end{array}$ 

Line Transient Response-2

# SiP21102

Vishay Siliconix



## **TYPICAL WAVEFORMS**



**Output Noise** 

**Noise Spectrum** 

## **BLOCK DIAGRAM**





### **DETAILED DESCRIPTION**

The SiP21102 is a low-noise, low drop-out and low quiescent current linear voltage regulator, packaged in a small footprint SC70-5 package. The SiP21102 can supply loads up to 150 mA. As shown in the block diagram, the circuit consists of a bandgap reference error, amplifier, P-Channel pass transistor and feedback resistor string. Additional blocks, not shown in the block diagram, include a precise current limiter, reverse battery and current protection and thermal sensor.

#### **Thermal Overload Protection**

The thermal overload protection limits the total power dissipation and protects the device from being damaged. When the junction temperature exceeds 150  $^{\circ}$ C, the device turns the p-channel pass transistor off.

#### **Reverse Battery Protection**

The SiP21102 has a battery reverse protection circuitry that disconnects the internal circuitry when V<sub>IN</sub> drops below the GND voltage. There is no current drawn in such an event. When the  $\overline{SD}$  pin is hardwired to V<sub>IN</sub>, the user must connect the  $\overline{SD}$  pin to V<sub>IN</sub> via a 100 k $\Omega$  resistor if reverse battery

protection is desired. Hardwiring the  $\overline{\text{SD}}$  pin directly to the  $V_{\text{IN}}$  pin is allowed when reverse battery protection is not desired.

### ERROR

 $\overline{\text{ERROR}}$  is an open drain output that goes low when  $V_{OUT}$  is less than 4 % of its normal value. To obtain a logic level output, connect a pull-up resister from  $\overline{\text{ERROR}}$  to  $V_{OUT}$  or any other voltage equal to or less than  $V_{IN}$ .  $\overline{\text{ERROR}}$  pin is high impedance (off) when  $\overline{\text{SD}}$  pin is low.

### Auto-Discharge

 $V_{OUT}$  has an internal 100  $\Omega$  (typ.) discharge path to ground when the  $\overline{\text{SD}}$  pin is low.

### Stability

The circuit is stable with only a small output capacitor equal to 6 nF/mA (= 1  $\mu$ F at 150 mA). Since the bandwidth of the error amplifier is around 1-3 MHz and the dominant pole is at the output node, the capacitor should be capacitive in this range, i.e., for 150 mA load current, an ESR < 0.4  $\Omega$  is necessary. Parasitic inductance of about 10 nH can be tolerated.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?73213">www.vishay.com/ppg?73213</a>.



Vishay

# Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.