




Product Preview

Octal Transparent Latch with 3-State Outputs

The MC74AC373/74ACT373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the bus output is in the high impedance state.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing
- Outputs Source/Sink 24 mA
- 'ACT373 Has TTL Compatible Inputs

LOGIC SYMBOL



PIN NAMES

- D₀-D₇ Data Inputs
- LE Latch Enable Input
- \overline{OE} Output Enable Input
- O₀-O₇ 3-State Latch Outputs


TRUTH TABLE

Inputs			Outputs
\overline{OE}	LE	D _n	O _n
H	X	X	Z
L	H	L	L
L	H	H	H
L	L	X	O ₀

- H = HIGH Voltage Level
- L = LOW Voltage Level
- Z = High Impedance
- X = Immaterial
- O₀ = Previous O₀ before LOW-to-HIGH Transition of Clock

MC74AC373
MC74ACT373


OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS



N SUFFIX
CASE 738-03
PLASTIC



DW SUFFIX
CASE 751D-03
PLASTIC



5


This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

FUNCTIONAL DESCRIPTION

The MC74AC373/74ACT373 contains eight D-type latches with 3-state standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time

preceding the HIGH-to-LOW transition of LE. The 3-state standard outputs are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the standard outputs are in the 2-state mode. When \overline{OE} is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
I_{CC}	Maximum Quiescent Supply Current	80	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V, T_A = \text{Worst Case}$
I_{CC}	Maximum Quiescent Supply Current	8.0	μA	$V_{IN} = V_{CC}$ or Ground, $V_{CC} = 5.5 V, T_A = 25^\circ C$
I_{CCT}	Maximum Additional I_{CC} /Input ('ACT373)	1.5	mA	$V_{IN} = V_{CC} - 2.1 V, V_{CC} = 5.5 V, T_A = \text{Worst Case}$

MC74AC373 • MC74ACT373

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V _{CC} * (V)	74AC			74AC		Units	Fig. No.
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max		
t _{PLH}	Propagation Delay D _n to O _n	3.3 5.0	1.0 1.0	10 7.0	13.5 9.5	1.0 1.0	15 10.5	ns	3-5
t _{PHL}	Propagation Delay D _n to O _n	3.3 5.0	1.0 1.0	9.5 7.0	13 9.5	1.0 1.0	14.5 10.5	ns	3-5
t _{PLH}	Propagation Delay LE to O _n	3.3 5.0	1.0 1.0	10 7.5	13.5 9.5	1.0 1.0	15 10.5	ns	3-6
t _{PHL}	Propagation Delay LE to O _n	3.3 5.0	1.0 1.0	9.5 7.0	12.5 9.5	1.0 1.0	14 10.5	ns	3-6
t _{PZH}	Output Enable Time	3.3 5.0	1.0 1.0	9.0 7.0	11.5 8.5	1.0 1.0	13 9.5	ns	3-7
t _{PZL}	Output Enable Time	3.3 5.0	1.0 1.0	8.5 6.5	11.5 8.5	1.0 1.0	13 9.5	ns	3-8
t _{PHZ}	Output Disable Time	3.3 5.0	1.0 1.0	10 8.0	12.5 11	1.0 1.0	14.5 12.5	ns	3-7
t _{PLZ}	Output Disable Time	3.3 5.0	1.0 1.0	8.0 6.5	11.5 8.5	1.0 1.0	12.5 10	ns	3-8

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

Symbol	Parameter	V _{CC} * (V)	74AC		74AC		Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Typ	Guaranteed Minimum				
t _s	Setup Time, HIGH or LOW D _n to LE	3.3 5.0	3.5 2.0	5.5 4.0	6.0 4.5	ns	3-9	
t _h	Hold Time, HIGH or LOW D _n to LE	3.3 5.0	-3.0 -1.5	0 0	0 0	ns	3-9	
t _w	LE Pulse Width, HIGH	3.3 5.0	4.0 2.0	5.5 4.0	6.0 4.5	ns	3-6	

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

5

MC74AC373 • MC74ACT373

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V _{CC} * (V)	74ACT			74ACT		Units	Fig. No.
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max		
t _{PLH}	Propagation Delay D _n to O _n	5.0	1.0	8.5	10	1.0	11.5	ns	3-5
t _{PHL}	Propagation Delay D _n to O _n	5.0	1.0	8.0	10	1.0	11.5	ns	3-5
t _{PLH}	Propagation Delay LE to O _n	5.0	1.0	8.5	11	1.0	11.5	ns	3-6
t _{PHL}	Propagation Delay LE to O _n	5.0	1.0	8.0	10	1.0	11.5	ns	3-6
t _{PZH}	Output Enable Time	5.0	1.0	8.0	9.5	1.0	10.5	ns	3-7
t _{PZL}	Output Enable Time	5.0	1.0	7.5	9.0	1.0	10.5	ns	3-8
t _{PHZ}	Output Disable Time	5.0	1.0	9.0	11	1.0	12.5	ns	3-7
t _{PLZ}	Output Disable Time	5.0	1.0	7.5	8.5	1.0	10	ns	3-8

*Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

Symbol	Parameter	V _{CC} * (V)	74ACT		74ACT		Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Typ	Guaranteed Minimum				
t _s	Setup Time, HIGH or LOW D _n to LE	5.0	3.0	7.0	8.0	ns	3-9	
t _h	Hold Time, HIGH or LOW D _n to LE	5.0	0	0	1.0	ns	3-9	
t _w	LE Pulse Width, HIGH	5.0	2.0	7.0	8.0	ns	3-6	

*Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
CPD	Power Dissipation Capacitance	40	pF	V _{CC} = 5.0 V

