48 1 1 OE

47∐ 1A1

46 1 1A2

45 GND

44 | 1A3

30 **1** 2A5

29 II 2A6

28 GND

27 D 2A7

26 2A8

25 20E

SCBS084B – D3712, JANUARY 1991 – REVISED DECEMBER 1992

SN54ABT16245 . . . WD PACKAGE

SN74ABT16245...DGG OR DL PACKAGE

(TOP VIEW)

1DIR L

1B1 🛮 2

1B2 🛭

GND 4

1B3 🛮 5

2B5 📙 19

2B6 **∏** 20

GND 1 21

2B7 🛮 22

2B8 | 23

24

2DIR 🛮

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art EPIC-IIB ™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 1 V at V_{CC} = 5 V, T_A = 25°C
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Packaged in Plastic 300-mil Shrink Small-Outline and Thin Shrink Small-Outline Packages and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Spacings

description

The 'ABT16245 is a 16-bit (dual-octal) noninverting 3-state transceiver designed for synchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data

transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ABT16245 is available in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ABT16245 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ABT16245 is characterized for operation from -40° C to 85°C.

FUNCTION TABLE (each 8-bit section)

INP	UTS	ODEDATION					
OE	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	X	Isolation					

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.


43 🛛 1A4 1B4 🛮 6 V_{CC} 47 42 V_{CC} 1B5 🛮 8 41 1 1A5 1B6 **∐** 9 40 1 1A6 GND | 10 39 | GND 1B7 | 11 38 L 1A7 37 🛮 1A8 1B8 📙 12 2B1 🛮 13 36 2A1 2B2 | 14 35 2A2 GND 15 34 GND 2B3 16 33 2A3 2B4 🛮 17 32 2A4 31 V_{CC} V_{CC} **↓** 18

TEXAS INSTRUMENTS


logic symbol†

48 10E G3 1 1DIR 3 EN1 [BA] 3 EN2 [AB] 25 2OE G6 24 2DIR 6 EN4 [BA] 6 EN5 [AB] 2 1B1 ◁ \triangleright 2▽ 46 3 1B2 1A2 1A3 1B3 43 6 1A4 1B4 41 8 1B5 1A5 40 9 1A6 1B6 38 11 1B7 1A7 37 12 1B8 1A8 13 36 2A1 2B1 <1 \triangleright 5 ▽ 35 14 2B2 2A2 16 33 2B3 2A3 32 17 2B4 2A4 19 30 2B5 2A5 29 20 2A6 2B6 27 22 2B7 2A7 26 23 2A8 **2B8**

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)		. −0.5 V to 7 V
Voltage range applied to any output in the high state or	r power-off state, V _O	−0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT	16245	96 mA
SN74ABT ²	16245	128 mA
Input clamp current, I_{IK} ($V_I < 0$)		–18 mA
Output clamp current, I _{OK} (V _O < 0)		−50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air):	DGG package	0.8 W
	DL package	0.85 W
Storage temperature range		-65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

recommended operating conditions (see Note 2)

					SN74ABT16245		UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC} Supply voltage				5.5	4.5	5.5	V
VIH	V _{IH} High-level input voltage				2		V
V _{IL}	Low-level input voltage					0.8	V
VI	V _I Input voltage				0	VCC	V
IOH	OH High-level output current					-32	mA
loL	Low-level output current					64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Γ _A Operating free-air temperature				-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			T _A = 25°C			SN54ABT16245		SN74ABT16245		UNIT
PARAMETER				MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNII
٧ıK	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V	
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -3 \text{ mA}$			2.5			2.5		2.5		V
V	$V_{CC} = 5 \text{ V}, \qquad I_{OH} = -3 \text{ mA}$			3			3		3		
VOH	$V_{CC} = 4.5 \text{ V},$	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -24 \text{ mA}$					2				l v
	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -32 \text{ m}$	nA	2‡					2		
Voi	$V_{CC} = 4.5 \text{ V},$	I _{OL} = 48 mA				0.55		0.55			٧
VOL	V _{CC} = 4.5 V, I _{OL} = 64 mA					0.55‡				0.55	
1.	V _{CC} = 5.5 V, V _I = V _{CC} or GND		Control inputs			±1		±1		±1	μΑ
łį			A or B ports			±100		±100		±100	
IOZH [§]	$V_{CC} = 5.5 \text{ V},$	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 2.7 \text{ V}$				10¶		10		10¶	μΑ
I _{OZL} §	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 0.5 \text{ V}$					-10¶		-10		-10¶	μΑ
l _{off}	$V_{CC} = 0$, $V_I \text{ or } V_O \le 4.5 \text{ V}$				±100				±100	μΑ	
ICEX	$V_{CC} = 5.5 \text{ V},$	$V_0 = 5.5 \text{ V}$	Outputs high			50		50		50	μΑ
IO#	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 2.5 \text{ V}$		-50	-100	-180	-50	-180	-50	-180	mA	
	$V_{CC} = 5.5 \text{ V},$ $I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	A or B ports	Outputs high			2		2		2	mA
lcc			Outputs low			32		32		32	
100		1 ~ 1	A of B ports	Outputs disabled			2		2		2
ΔI _{CC}	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND	ne input at 3.4 V, ther inputs at	Outputs enabled			1		1.5		1	mA
			Outputs disabled			0.05		1		0.05	
	VCC 01 014B	Control inputs				1.5		1.5		1.5	
C _i	$V_I = 2.5 \text{ V or } 0.5 \text{ V}$ Control		Control inputs		3						pF
C _{io}	V _O = 2.5 V or 0.5 V		A or B ports		8.5			·			pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.



[‡] On products compliant to MIL-STD-883, Class B, this parameter does not apply.

[§] The parameters IOZH and IOZL include the input leakage current.

This data sheet limit may vary among suppliers.

[#] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


SN54ABT16245, SN74ABT16245 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS084B - D3712, JANUARY 1991 - REVISED DECEMBER 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT16245		SN74ABT16245		UNIT	
	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	A or B	A or B	B or A	1	2.2	3.4	0.5	4	1	3.9	
t _{PHL}		BULA	1	2.1	3.8	0.5	4.6	1	4.5	ns	
^t PZH	OE	B or A	1	3.1	4.4	0.8	5.5	1	5.4	ns	
t _{PZL}		OE	BOIA	1	3	6.1	0.9	7.3	1	7.2	115
t _{PHZ}	OE	OE B or A	1.3	3.5	4.7	1.3	6.3	1.3	5.5		
tPLZ		D OI A	1.4	3.2	4.7	1.4	5.3	1.4	5.2	ns	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq 2.5 \ ns$, $t_f \leq 2.5 \ ns$.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated