

### **Rochester Electronics Manufactured Components**

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

# Am29821A/Am29823A/Am29825A Am29921A/Am29923A/Am29925A

High-Performance Bus Interface Registers

Am29821A/Am29823A/Am29825A  
Am29921A/Am29923A/Am29925A

## DISTINCTIVE CHARACTERISTICS

- High-speed parallel positive edge-triggered registers with D-type flip-flops
  - CP-Y  $t_{PD}$  = 6 ns typical
- Buffered common Clock Enable ( $\overline{EN}$ ) and asynchronous Clear input ( $\overline{CLR}$ )
- Three-state outputs glitch free during power-up and down. Outputs have Schottky clamp to ground
- $I_{OL}$ : 48 mA Commercial, 32 mA Military
- Higher speed, lower power versions of the Am29821, Am29823, & Am29825
- Am29900A DIP pinout option reduces lead inductance on  $V_{CC}$  and GND pins

## GENERAL DESCRIPTION

The Am29821A, Am29823A, and Am29825A Buffered Registers are designed to eliminate the extra devices required to buffer stand alone registers and to provide extra data width for address/data paths or buses carrying parity. The Am29800A registers are produced with AMD's exclusive IMOX\* bipolar process, and feature typical propagation delays of 6 ns, as well as high-capacitive drive capability.


The Am29821A is a buffered, 10-bit version of the popular '374/'534 functions. The Am29823A is a 9-bit wide buffered register with Clock Enable ( $\overline{EN}$ ) and Clear ( $\overline{CLR}$ ) — ideal for parity bus interfacing in high-performance micro-programmed systems. The Am29825A, an 8-bit buffered

register, has all the 9-bit controls plus multiple enables ( $\overline{OE}_1, \overline{OE}_2, \overline{OE}_3$ ) to allow multi-user control of the interface; e.g.,  $\overline{CS}$ , DMA, and RD/ $\overline{WR}$ . The device is ideal for use as an output port requiring high  $I_{OL}/I_{OH}$ .

The Am29800A registers are available in the standard package options: DIPs, PLCCs, LCCs, SOICs, and Flat-packs. In addition, a DIP pinout option, featuring center  $V_{CC}$  and GND pins, reduces the lead inductance of the  $V_{CC}$  and GND pins. The ordering part numbers for registers with this pinout are the Am29921A, Am29923A, and Am29925A; their pinouts are shown later in this data sheet.

## BLOCK DIAGRAMS\*\*


Am29821A



\*IMOX is a trademark of Advanced Micro Devices, Inc.  
\*\*See following page for additional Block Diagrams.


BLOCK DIAGRAMS (Cont'd.)

Am29823A



BD005512







Am29825A



BD005522

Am29821A/Am29823A/Am29825A  
Am29921A/Am29923A/Am29925A

## CONNECTION DIAGRAMS Top View



\*Also available in 24-Pin Flatpack and Small Outline packages; pinout identical to DIPs.  
\*\*Also available in 28-Pin PLCC; pinout identical to LCC.

FUNCTION TABLES (Cont'd.)

Am29823A

Inputs					Internal	Outputs	Function
OE	CLR	EN	D <sub>1</sub>	CP	Q <sub>1</sub>	Y <sub>1</sub>	
H H	H H	L L	L H	↑ ↑	H L	Z Z	Hi-Z
H L	L L	X X	X X	X X	H H	Z L	Clear
H L	H H	H H	X X	X X	NC NC	Z NC	Hold
H H L L	H H H H	L L L L	L H L H	↑ ↑ ↑ ↑	H L H L	Z Z L H	Load

Am29825A

Inputs					Internal	Outputs	Function
OE*	CLR	EN	D <sub>1</sub>	CP	Q <sub>1</sub>	Y <sub>1</sub>	
L L	H H	L L	L H	↑ ↑	H L	Z Z	Hi-Z
L H	L L	X X	X X	X X	H H	Z L	Clear
L H	H H	H H	X X	X X	NC NC	Z NC	Hold
L L H H	H H H H	L L L L	L H L H	↑ ↑ ↑ ↑	H L H L	Z Z L H	Load

\*OE is an Active-HIGH internal signal produced as follows:


OE <sub>1</sub>	OE <sub>2</sub>	OE <sub>3</sub>	OE
H	X	X	L
X	H	X	L
X	X	H	L
L	L	L	H

H = HIGH  
L = LOW  
X = Don't Care


NC = No Change  
↑ = LOW-to-HIGH Transition  
Z = High Impedance

### LOGIC SYMBOLS


**Am29821A**



**Am29823A**



**Am29825A**



### FUNCTION TABLES

**Am29821A**

Inputs			Internal	Outputs		Function
$\overline{OE}$	$D_1$	CP	$\overline{Q}_1$	$Y_1$		
H	L	↑	H	Z	Hi-Z	
H	H	↑	L	Z		
L	L	↑	H	L	Load	
L	H	↑	L	H		

H = HIGH  
 L = LOW

↑ = LOW-to-HIGH Transition  
 Z = High Impedance

## ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing

AM29821A

P

C

B

**e. OPTIONAL PROCESSING**

Blank = Standard processing  
B = Burn-in

**d. TEMPERATURE RANGE**

C = Commercial (0 to +70°C)  
E = Extended Commercial (-55 to +125°C)

**c. PACKAGE TYPE**

P = 24-Pin Slim Plastic DIP (PD3024)  
D = 24-Pin Slim Ceramic DIP (CD3024)  
S = 24-Pin Plastic Small Outline Package (SO 024)  
J = 28-Pin Plastic Leaded Chip Carrier (PL 028)  
L = 28-Pin Ceramic Leadless Chip Carrier (CL 028)

**b. SPEED OPTION**

Not Applicable

**a. DEVICE NUMBER/DESCRIPTION**

Am29821A 10-Bit Register  
Am29823A 9-Bit Register  
Am29825A 8-Bit Register  
Am29821A 10-Bit Register (Center-V<sub>CC</sub>-and-GND Pinout)  
Am29823A 9-Bit Register (Center-V<sub>CC</sub>-and-GND Pinout)  
Am29825A 8-Bit Register (Center-V<sub>CC</sub>-and-GND Pinout)

Valid Combinations	
AM29821A	PC, PCB, DC, DCB, DE, SC, JC, LC
AM29823A	
AM29825A	
AM29921A	PC, PCB, DC, DCB, DE
AM29923A	
AM29925A	

**Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


Am29821A/Am29823A/Am29825A  
Am29921A/Am29923A/Am29925A

## ORDERING INFORMATION (Cont'd.)

### APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations	
AM29821A	/BLA, /BKA, /B3A
AM29823A	
AM29825A	
AM29921A	/BLA
AM29923A	
AM29925A	

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### Group A Tests

Group A tests consist of Subgroups  
 1, 2, 3, 7, 8, 9, 10, 11.



## PIN DESCRIPTION

### **$D_i$ Data Input (Input)**

$D_i$  are the register data inputs.

### **$Y_i$ Data Outputs (Output)**

$Y_i$  are the three-state data outputs.

### **CP Clock Pulse (Input, LOW-to-HIGH Transition)**

Clock Pulse is the clock input for the registers. Data is entered into the registers on LOW-to-HIGH transitions.

### **Am29821A Only**

#### **$\overline{OE}$ Output Enable (Input, Active LOW)**

When the  $\overline{OE}$  input is HIGH, the  $Y_i$  outputs are in the high-impedance state. When  $\overline{OE}$  is LOW, the register data is transferred to the  $Y_i$  outputs.

### **Am29823A Only**

#### **$\overline{EN}$ Clock Enable (Input, Active LOW)**

When the  $\overline{EN}$  input is LOW, data on the  $D_i$  inputs are transferred to the  $\overline{Q}_i$  outputs on the LOW-to-HIGH clock transition. When  $\overline{EN}$  is HIGH, the  $\overline{Q}_i$  outputs do not change state, regardless of data or clock input transitions.

#### **$\overline{CLR}$ Clear (Input, Active LOW)**

When  $\overline{CLR}$  is LOW, the internal register is cleared. When  $\overline{CLR}$  is LOW and  $\overline{OE}$  is LOW, the  $Y_i$  outputs are LOW. When  $\overline{CLR}$  is HIGH, data can be entered into the register.

#### **$\overline{OE}$ Output Enable (Input, Active LOW)**

When the  $\overline{OE}$  input is HIGH, the  $Y_i$  outputs are put in the high-impedance state. When  $\overline{OE}$  is LOW, the register data is passed to the  $Y_i$  outputs.

### **Am29825A Only**

#### **$\overline{EN}$ Clock Enable (Input, Active LOW)**

When the  $\overline{EN}$  input is LOW, data on the  $D_i$  inputs are transferred to the  $\overline{Q}_i$  outputs on the LOW-to-HIGH clock transition. When  $\overline{EN}$  is HIGH, the  $\overline{Q}_i$  outputs do not change state, regardless of data or clock input transitions.

#### **$\overline{CLR}$ Clear (Input, Active LOW)**

When  $\overline{CLR}$  is LOW, the internal register is cleared. When  $\overline{CLR}$  is LOW and all  $\overline{OE}_i$  are LOW, the  $Y_i$  outputs are LOW. When  $\overline{CLR}$  is HIGH, data can be entered into the register.

#### **$\overline{OE}$ Output Enables (Input, Active LOW)**

When  $\overline{OE}_1$ ,  $\overline{OE}_2$ , and  $\overline{OE}_3$  are all LOW, register data is passed to the  $Y_i$  outputs. If any or all  $\overline{OE}_i$  are HIGH, the  $Y_i$  outputs are put in a high-impedance state.

Am29821A/Am29823A/Am29825A  
Am29921A/Am29923A/Am29925A

### ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55 to +125°C  
 Supply Voltage to Ground Potential  
 Continuous ..... -0.5 V to +7.0 V  
 DC Voltage Applied to Outputs  
 for High Output State ..... -0.5 V to 5.5 V  
 DC Input Voltage ..... -1.5 V to +6.0 V  
 DC Output Current, into Outputs ..... 100 mA  
 DC Input Current ..... -30 mA to +5.0 mA

*Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.*

### OPERATING RANGES

Commercial (C) Devices  
 Temperature (T<sub>A</sub>) ..... 0 to +70°C  
 Supply Voltage (V<sub>CC</sub>) ..... +4.5 V to +5.5 V  
 Military (M) and Extended Commercial (E) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to +125°C  
 Supply Voltage (V<sub>CC</sub>) ..... +4.5 V to +5.5 V

*Operating ranges define those limits between which the functionality of the device is guaranteed.*

**DC CHARACTERISTICS** over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -15 mA	2.4		Volts
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -24 mA	2.0		
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 4.5 V	MIL, I <sub>OL</sub> = 32 mA		0.5	Volts
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	COM'L, I <sub>OL</sub> = 48 mA		0.5	
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for All Inputs (Note 1)		2.0		Volts
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for All Inputs (Note 1)			0.8	Volts
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA			-1.2	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V			-500	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.7 V			50	μA
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V			100	μA
I <sub>OZL</sub>	Output Off-State Current (High Impedance)	V <sub>CC</sub> = 5.5 V	V <sub>O</sub> = 0.4 V		-50	μA
			V <sub>O</sub> = 2.7 V		50	
I <sub>SC</sub>	Output Short-Circuit Current	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 0 V (Note 2)		-75	-250	mA
I <sub>OFF</sub>	Bus Leakage Current	V <sub>CC</sub> = 0 V, V <sub>OUT</sub> = 2.9 V			100	μA
I <sub>CC</sub>	Supply Current (Note 3)	Am29821A/Am29921A	Outputs LOW		100	mA
			Outputs HIGH		88	
			Outputs Hi-Z		97	
		Am29823A/Am29823A	Outputs LOW		100	mA
			Outputs HIGH		88	
			Outputs Hi-Z		96	
		Am29825A/Am29925A	Outputs LOW		94	mA
			Outputs HIGH		84	
			Outputs Hi-Z		92	

- Notes:**
1. Input thresholds are tested during DC parameter testing, and may be tested in combination with other DC parameters.
  2. Not more than one output shorted at a time. Duration of the short-circuit test should not exceed one second.
  3. Clock input, CP, is HIGH after clocking in data. Parameter tested with V<sub>CC</sub> = Max. and outputs unloaded.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions*	COMMERCIAL		MILITARY		Units	
			Min.	Max.	Min.	Max.		
t <sub>PLH</sub>	Propagation Delay Clock to Y <sub>i</sub> (OE = LOW)	C <sub>L</sub> = 50 pF R <sub>1</sub> = 500 Ω R <sub>2</sub> = 500 Ω	3.5	8	3.5	9	ns	
t <sub>PHL</sub>			3.5	10	3.5	11.5	ns	
t <sub>S</sub>	Data to CP Setup Time		4		5		ns	
t <sub>H</sub>	Data to CP Hold Time		2		2		ns	
t <sub>S</sub>	Enable (EN $\overline{\text{L}}$ ) to CP Setup Time		6		7		ns	
t <sub>S</sub>	Enable (EN $\overline{\text{H}}$ ) to CP Setup Time		4		5		ns	
t <sub>H</sub>	Enable (EN) Hold Time		2		2		ns	
t <sub>PHL</sub>	Propagation Delay, Clear to Y <sub>i</sub>			14		15		
t <sub>REC</sub>	Clear (CLR $\overline{\text{H}}$ ) to CP Setup Time			6		8		ns
t <sub>PWH</sub>	Clock Pulse Width		HIGH	7		8		ns
t <sub>PWL</sub>			LOW	7		8		ns
t <sub>PWL</sub>	Clear Pulse Width		LOW	6		7		ns
t <sub>ZH</sub>	Output Enable Time OE $\overline{\text{L}}$ to Y <sub>i</sub>				11		12	ns
t <sub>ZL</sub>					12		13	ns
t <sub>HZ</sub>					8		9	ns
t <sub>LZ</sub>	Output Disable Time OE $\overline{\text{H}}$ to Y <sub>i</sub>			8		9	ns	

\*See Test Circuit and Waveforms.