

Signetics

FAST 74F899

Dual Latch Transceiver with Parity

FAST Products

FEATURES

- Combines 'F543 and 'F280 functions into one package
 - Combines 'F657 and 'F373 functions into one package (No need to change T/R to check parity)
 - Output sink of 24 mA for the A-Bus and 64 mA for the B-bus
 - Symmetrical (A and B bus functions are identical)
 - Selectable generate parity or "feed-through" parity for A-to-B and B-to-A directions
 - Independant transparent latches for A-to-B and B-to-A directions
 - Selectable ODD/EVEN parity
 - Continously checks parity of both A bus and B bus latches as ERRA and ERRB
 - Ability to simultaneously generate and check parity
 - Can simultaneously read/latch A and B bus data

DESCRIPTION

The 'F899 is a 9-bit to 9-bit parity transceiver with separate transparent latches for the A bus and B bus. Either bus can generate or check parity. The parity bit can be fed-through with no change or the generated parity can be substituted with the SEL input. Parity error checking of the

**9-Bit Dual Latch Transceiver With 8-bit Parity Generator/Checker (3-State Outputs)
*Preliminary Specification***

TYPE	TYPICAL PROPAGATION DELAY	MAX SUPPLY CURRENT (TOTAL)
74F899	8.0ns	150mA

ORDERING INFORMATION


PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$; $T_A = 0^\circ C$ to $+70^\circ C$
28-Pin Plastic DIP (600mil)	N74F899N
28-Pin PLCC	N74F899A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A ₀ - A ₇	Latched A bus 3-State inputs	3.5/0.117	70µA/70µA
B ₀ - B ₇	Latched B bus 3-State inputs	3.5/0.117	70µA/70µA
A _{PAR}	A bus parity 3-State input	1.0/0.033	20µA/20µA
B _{PAR}	B bus parity 3-State input	1.0/0.033	20µA/20µA
ODD/EVEN	Parity Select Input (Low for EVEN parity)	1.0/0.033	20µA/20µA
GBA,GAB	Output Enable Inputs (Gate A to B, B to A)	2.0/0.066	40µA/40µA
SEL	Mode Select Input (Low for generate)	1.0/0.033	20µA/20µA
LEA,LEB	Latch Enable Inputs (Low for latch)	1.0/0.033	20µA/20µA
ERRA,ERRB	Error Signal Outputs (active Low)	150/40	3mA/24mA
A ₀ - A ₇	A bus 3-State outputs	150/40	3mA/24mA
B ₀ - B ₇	B bus 3-State outputs	750/106.7	15mA/64mA
A _{PAR}	A bus parity 3-State output	150/40	3mA/24mA
B _{PAR}	B bus parity 3-State output	750/106.7	15mA/64mA

NOTE: One (1.0) FAST Unit Load is defined as: 20 μ A in the High state and 0.6mA in the Low state.


DIP PIN CONFIGURATION



PLCC PIN CONFIGURATION



LOGIC SYMBOL



Dual Latch Transceiver with Parity

FAST 74F899

A and B bus latches is continuously provided with ERRA and ERRB, even with both buses in 3-State. The device has a guaranteed current

sinking capability of 24 mA for the A-bus and 64 mA for the B-bus. Otherwise, the part is symmetrical (A and B bus functions are identical).

The 'F899 features independent latch enables for the A and B bus latches, a select pin for ODD/EVEN parity, and separate error signal output pins for checking parity.

FUNCTIONAL DESCRIPTION:

The 'F899 has three principal modes of operation which are outlined below. All modes apply to both the A-to-B and B-to-A directions.

Transparent latch, Generate parity, Check A and B bus parity:

Bus A (B) communicates to Bus B (A), parity is generated and passed on to the B (A) Bus as B_{PAR} (A_{PAR}). If LEA

and LEB are High and the Mode Select (SEL) is Low, the parity generated from A_0 - A_7 and B_0 - B_7 can be checked and monitored by ERRA and ERRB. (Fault detection on both input and output buses.)

Transparent latch, Feed-through parity, Check A and B bus parity:

Bus A (B) communicates to Bus B (A) in a feed-through mode if SEL is High. Parity is still generated and checked as ERRA and ERRB and can be used as

an interrupt to signal a data/parity bit error to the CPU.

Latched Input, Generate/Feed-through parity, Check A (and B) bus parity:

Independent latch enables (LEA and LEB) allow other permutations of:

Transparent latch / 1bus latched / both busses latched

Feed-through parity / generate parity

Check in bus parity / check out bus parity / check in and out bus parity

See function table below.

FUNCTION TABLE

INPUTS					OPERATING MODE
GAB	GBA	SEL	LEA	LEB	
H	H	X	X	X	3-state A bus and B bus (Input A & B simultaneously)
H	L	L	L	H	B → A, Transparent B latch, Generate parity from B_0 - B_7 , Check B bus parity
H	L	L	H	H	B → A, Transparent A & B latch, Generate parity from B_0 - B_7 , Check A & B bus parity
H	L	L	X	L	B → A, B bus latched, Generate parity from latched B_0 - B_7 data, Check B bus parity
H	L	H	X	H	B → A, Transparent B latch, Parity feed-through, Check B bus parity
H	L	H	H	H	B → A, Transparent A & B latch, Parity feed-through, Check A & B bus parity
L	H	L	H	X	A → B, Transparent A latch, Generate parity from A_0 - A_7 , Check A bus parity
L	H	L	H	H	A → B, Transparent A & B latch, Generate parity from A_0 - A_7 , Check A & B bus parity
L	H	L	L	X	A → B, A bus latched, Generate parity from latched A_0 - A_7 data, Check A bus parity
L	H	H	H	L	A → B, Transparent A latch, Parity feed-through, Check A bus parity
L	H	H	H	H	A → B, Transparent A & B latch, Parity feed-through, Check A & B bus parity
L	L	X	X	X	Output to A bus and B bus (NOT ALLOWED)

H = High voltage level


L = Low voltage level

X = Don't care

Dual Latch Transceiver with Parity

FAST 74F899

BLOCK DIAGRAM



Dual Latch Transceiver with Parity

FAST 74F899

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V_{CC}	Supply voltage		-0.5 to +7.0	V
V_{IN}	Input voltage		-0.5 to +7.0	V
I_{IN}	Input current		-30 to +5	mA
V_{OUT}	Voltage applied to output in High output state		-0.5 to + V_{CC}	V
I_{OUT}	Current applied to output in Low output state	$A_0 - A_7, A_{PAR}, \overline{ERRA}, \overline{ERRB}$ $B_0 - B_7, B_{PAR}$	48 128	mA
T_A	Operating free-air temperature range		0 to +70	°C
T_{STG}	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current	$A_0 - A_7$ $B_0 - B_7$		-3 -15	mA
I_{OL}	Low-level output current	$A_0 - A_7$ $B_0 - B_7$		24 64	mA
T_A	Operating free-air temperature range	0		70	°C

Dual Latch Transceiver with Parity

FAST 74F899

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹	LIMITS			UNIT
				Min	Typ ²	Max	
V_{OH}	High-level output voltage	All outputs	$V_{CC} = \text{MIN}$, $V_{IL} = \text{MAX}$ $V_{IH} = \text{MIN}$,	$I_{OH} = -3\text{mA}$	$\pm 10\%V_{CC}$	2.4	
		B_0-B_7 , B_{PAR}		$I_{OH} = -15\text{mA}$	$\pm 5\%V_{CC}$	2.7	V
					$\pm 10\%V_{CC}$	2.0	V
					$\pm 5\%V_{CC}$	2.0	V
V_{OL}	Low-level output voltage	A_0-A_7 , A_{PAR} , $ERRA$, $ERRB$	$V_{CC} = \text{MIN}$, $V_{IL} = \text{MAX}$ $V_{IH} = \text{MIN}$,	$I_{OL} = 24\text{mA}$	$\pm 10\%V_{CC}$	0.35	V
		B_0-B_7 , B_{PAR}		$I_{OL} = 48\text{mA}$	$\pm 5\%V_{CC}$	0.35	V
				$I_{OL} = 64\text{mA}$	$\pm 10\%V_{CC}$	0.38	V
					$\pm 5\%V_{CC}$	0.42	V
V_{IK}	Input clamp voltage		$V_{CC} = \text{MIN}$, $I_I = I_K$			-0.73	V
I_I	Input current at maximum input voltage	Other Inputs	$V_{CC} = 0.0V$, $V_I = 7.0V$			100	μA
		A_0-A_7 , A_{PAR}	$V_{CC} = \text{MAX}$, $V_I = 5.5V$			2.0	mA
I_{IH}	High-level input current	B_0-B_7 , B_{PAR}				1.0	mA
		ODD/EVEN, SEL , LEA , LEB				20	μA
I_{IL}	Low-level input current	GAB , GBA	$V_{CC} = \text{MAX}$, $V_I = 2.7V$			40	μA
		ODD/EVEN, SEL , LEA , LEB	$V_{CC} = \text{MAX}$, $V_I = 0.5V$			-20	μA
$I_{IH+1}OZH$	Off-state output current High-level voltage applied	A_0-A_7 , A_{PAR}	$V_{CC} = \text{MAX}$, $V_O = 2.7V$			70	μA
		B_0-B_7 , B_{PAR}	$V_{CC} = \text{MAX}$, $V_O = 0.5V$			-70	μA
$I_{IL+1}OZL$	Off-state output current Low-level voltage applied	GAB , GBA					
		ODD/EVEN, SEL , LEA , LEB					
I_{OZH}	Off-state output current High-level voltage applied	A_0-A_7 , A_{PAR}	$V_{CC} = \text{MAX}$, $V_{IH} = \text{MIN}$, $V_O = 2.7V$			50	μA
		B_0-B_7 , B_{PAR}	$V_{CC} = \text{MAX}$, $V_{IH} = \text{MIN}$, $V_O = 0.5V$			-50	μA
I_{OZL}	Off-state output current Low-level voltage applied	GAB , GBA					
		ODD/EVEN, SEL , LEA , LEB					
I_{OS}	Short-circuit output current ³	A_0-A_7 , A_{PAR}	$V_{CC} = \text{MAX}$			-60	mA
		B_0-B_7 , B_{PAR}				-100	mA
I_{CC}	Supply current (total)	I_{CCH}				90	mA
		I_{CCL}				106	mA
		I_{CCZ}	$V_{CC} = \text{MAX}$			98	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

Dual Latch Transceiver with Parity

FAST 74F899

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
t_{PLH}	Propagation delay (Transparent latch) A_n to B_n or B_n to A_n	Waveform 1		8.0		5.0	12.0	ns
t_{PHL}				8.0		5.0	12.0	ns
t_{PLH}	Propagation delay (Feed-through Parity) A_{PAR} to B_{PAR} or B_{PAR} to A_{PAR}	Waveform 1		8.0		5.0	12.0	ns
t_{PHL}				8.0		5.0	12.0	ns
t_{PLH}	Propagation delay (Generate Parity) A_n, A_{PAR} to B_{PAR} or B_n, B_{PAR} to A_{PAR}	Waveform 1		10.0		8.0	15.0	ns
t_{PHL}				10.0		8.0	15.0	ns
t_{PLH}	Propagation delay (Check Parity) A_n, A_{PAR} to \overline{ERRA} or B_n, B_{PAR} to \overline{ERRB}	Waveform 1		10.0		8.0	15.0	ns
t_{PHL}				10.0		8.0	15.0	ns
t_{PLH}	Propagation delay ODD/EVEN to $\overline{ERRA}, \overline{ERRB}, A_{PAR}$ or B_{PAR}	Waveform 1		10.0		8.0	15.0	ns
t_{PHL}				10.0		8.0	15.0	ns
t_{PLH}	Propagation delay SEL to A_{PAR}, B_{PAR}	Waveform 1		8.0		5.0	12.0	ns
t_{PHL}				8.0		5.0	12.0	ns
t_{PLH}	Propagation delay LEA to B_n, B_{PAR} or LEB to A_n, A_{PAR}	Waveform 1		8.0		5.0	12.0	ns
t_{PHL}				8.0		5.0	12.0	ns
t_{PZH}	Output Enable time GBA to A_n, A_{PAR} or GAB to B_n, B_{PAR}	Waveform 3, 4		10.0		8.0	15.0	ns
t_{PZL}				10.0		8.0	15.0	ns
t_{PHZ}	Output Disable time GBA to A_n, A_{PAR} or GAB to B_n, B_{PAR}	Waveform 3, 4		10.0		8.0	15.0	ns
t_{PLZ}				10.0		8.0	15.0	ns


AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = +5.0V \pm 10\%$ $C_L = 50pF$ $R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
$t_s(H)$	Set-up time A_n to LEA or B_n to LEB	Waveform 2	3.0			5.0		ns
$t_s(L)$			3.0			5.0		ns
$t_h(H)$	Hold time A_n to LEA or B_n to LEB	Waveform 2	0.0			0.0		ns
$t_h(L)$			0.0			0.0		ns
$t_w(H)$	Pulse width LEA or LEB	Waveform 2	5.0			5.0		ns
$t_w(L)$			5.0			5.0		ns


Dual Latch Transceiver with Parity

FAST 74F899


AC WAVEFORMS




Waveform 1. Propagation Delay For Input To Output



Waveform 2. Data Setup And Hold Times And LEA, LEB Pulse Widths



Waveform 3. 3-State Output Enable Time To High Level And Output Disable Time From High Level




Waveform 4. 3-State Output Enable Time To Low Level And Output Disable Time From Low Level

NOTE: For all waveforms, $V_M = 1.5V$.

The shaded areas indicate when the input is permitted to change for predictable output performance.

TEST CIRCUIT AND WAVEFORMS




Test Circuit For 3-State Outputs

SWITCH POSITION

TEST	SWITCH
t_{PLZ}	closed
t_{PZL}	closed
All other	open

DEFINITIONS

 R_L = Load resistor; see AC CHARACTERISTICS for value. C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value. R_T = Termination resistance should be equal to Z_{OUT} of pulse generators. $V_M = 1.5V$

Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS			
	Amplitude	Rep. Rate	t_W	t_{TLH}
74F	3.0V	1MHz	500ns	2.5ns