

SRAM

16K x 4 SRAM

WITH SEPARATE INPUTS AND OUTPUTS

FEATURES

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with CE1, CE2 and OE options
- All inputs and outputs are TTL compatible
- MT5C6406 output tracks input during WRITE
- MT5C6407 output High-Z during WRITE

OPTIONS

MARKING

•	Timing	
	8ns access (preliminary)	- 8
	10ns access	-10
	12ns access	-12
	15ns access	-15
	20ns access	-20
	25ns access	-25
	35ns access	-35

Packages

Plastic DIP (300 mil)

Plastic SOJ (300 mil)

Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.

• 2V data retention L

• Temperature

Industrial (-40°C to +85°C) IT Automotive (-40°C to +125°C) AT Extended (-55°C to +125°C) XT

GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design. The x4 configuration features separate data input and output.

PIN ASSIGNMENT (Top View)

28-Pin DIP (A-9)

A5 [,	28	Vcc
A 6 [2	27	A4
A7 [3	26	АЗ
A8 [4	25	A2
A9 [5	24	A1
A10 [6	23	ΑO
A11 [7	22	D4
A12 [8	21	D3
A13 [9	20	Q4
D1 [10	19	Q3
D2 [11	18	Q2
ČĒ1 [12	17	Q1
ŌĒ [13	16	WE
Vss [14	15	CE2

28-Pin SOJ (E-8)


A5 [1	28	b Vcc
A6 [2	27	b A4
A7 [3	26	1 A3
A8 [4	25	A2
A9 [5	24	A1
A10 [6	23	AO
A11 [7	22	D4
A12 [В	21	D3
A13 [9	20	Q4
D1 (10	19	роз
D2 [11	18	Q2
CE1		17	þ Q1
Œ (13	16	D WE
Vss [14	15	CE
		_	,

Writing to these devices is accomplished when write enable (\overline{WE}) and \overline{CE} inputs are both LOW. Reading is accomplished when \overline{WE} remains HIGH and \overline{CE} goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	CE1	CE2	ŌE	WE	OUTPUT	POWER
STANDBY	Н	Х	Х	Х	HIGH-Z	STANDBY
STANDBY	Х	Н	Х	Х	HIGH-Z	STANDBY
READ	L	L	L	Н	Q	ACTIVE
READ	L	L	Н	Н	HIGH-Z	ACTIVE
WRITE (1)	L	L	Х	L	HIGH-Z	ACTIVE
WRITE (2)	L	L	L	L	D	ACTIVE
WRITE (2)	L	L	Н	L	HIGH-Z	ACTIVE

NOTE: 1. MT5C6407 ONLY

2. MT5C6406 ONLY



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss-1V to +7V Storage Temperature (Plastic)-55°C to +150°C Power Dissipation1W Short Circuit Output Current50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \le T_{\Delta} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Viн	2.2	Vcc +1	٧	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILı	-5	5	μА	
Output Leakage Current	Output(s) Disable 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	V	1

				MAX								
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-8	-10	-12	-15	-20	-25	-35	UNITS	NOTES
Power Supply Current: Operating	CE ≤ V _{IL} ; Vcc = MAX f = MAX = 1/ ¹RC Outputs Open	lcc	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	CE ≥ ViH; Vcc = MAX f = MAX = 1/ ¹RC Outputs Open	Is _B 1	20	55	50	45	40	35	30	25	mA	14
	CE ≥ Vcc -0.2V; Vcc = MAX VIL ≤ Vss +0.2V VIH ≥ Vcc -0.2V; f = 0	lsB2	0.4	3	3	3	3	3	3	3	mA	14

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}$	Cı	5	pF	4
Output Capacitance	Vcc = 5V	Со	7	pF	4



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5, 13) $(0^{\circ}C \le T_{\Lambda} \le 70^{\circ}C; Vcc = 5V \pm 10\%)$

DESCRIPTION		-8	3*	-	10	-	12	-1	5	-2	-20		5	-3	5		
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES												
READ Cycle																	
READ cycle time	¹RC	8		10		12		15		20		25		35		ns	
Address access time	^t AA		8		10		12		15		20		25		35	ns	
Chip Enable access time	†ACE		7		9		10		12		15		20		30	ns	
Output hold from address change	¹ OH	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	†LZCE	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	tHZCE		4		5		6		7		8		8		8	ns	6, 7
Chip Enable to power-up time	tPU	0		0		0		Ö		0		0		0		ns	
Chip disable to power-down time	^l PD		8		10		12		15		20		25		35	ns	
Output Enable access time	†AOE		3		4		5		6		7		8		15	ns	
Output Enable to output in Low-Z	†LZOE	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	†HZOE		4		4		5		6		7		8		8	ns	6
WRITE Cycle																	
WRITE cycle time	¹wc	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	¹cw	8		9		10		12		15		20		25		ns	
Address valid to end of write	^t AW	8		9		11		12		15		20		25		ns	
Address setup time	†AS	0		0		0		0		0		0		0		ns	
Address hold from end of write	†AH	0		0		0		0		0		0		0		ns	
WRITE pulse width	tWP	7		8		9		12		15		18		20		ns	
Data setup time	†DS	5		6		7		8		10		10		12		ns	
Data hold time	^t DH	0		0		0		0		0		0		0		ns	ļ
Write disable to output in Low-Z	tLZWE	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	tHZWE		4		5		5		6		8		8		8	ns	6
Write Enable to output valid	†AWE		10		12		14		17		20		25		35	ns	
Data valid to output valid	¹ADV		10		12		14		17		20		25		35	ns	

^{*}These specifications are preliminary.



AC TEST CONDITIONS

Input pulse levels	Vss to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

480 255 30 pF



Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES


- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- tHZCE, tHZWE and tHZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
- At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE and ^tHZWE is less than ^tLZWE.

- 8. WE is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = Read Cycle Time.
- 12. Chip enable (CE) and write enable (WE) can initiate and terminate a WRITE cycle.
- 13. For automotive, industrial and extended temperature specifications, refer to page 1-173.
- 14. Typical values are measured at 5V, 25°C and 20ns cycle time.

DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)


DESCRIPTION	CONDITION	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Vcc for Retention Data			VdR	2		_	٧	
Data Retention Current	<u>CE</u> ≥ (Vcc -0.2V) V _{IN} ≥ (Vcc -0.2V)	Vcc = 2V	ICCDR		95	250	μА	
Data Heterition Current	or ≤ 0.2V	Vcc = 3V			125	400	μΑ	
Chip Deselect to Data Retention Time			^t CDR	0		_	ns	4
Operation Recovery Time			^t R	^t RC			ns	4, 11

LOW VCC DATA RETENTION WAVEFORM






READ CYCLE NO. 18,9




READ CYCLE NO. 2 7, 8, 10





WRITE CYCLE NO. 1 (Chip Enable Controlled)



WRITE CYCLE NO. 2

(Write Enable Controlled) 7, 12

