

# SRAM

# 16K x 4 SRAM

WITH SEPARATE INPUTS  
AND OUTPUTS

## FEATURES

- High speed: 8, 10, 12, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{CE1}$ ,  $\overline{CE2}$  and  $\overline{OE}$  options
- All inputs and outputs are TTL compatible
- MT5C6406 – output tracks input during WRITE
- MT5C6407 – output High-Z during WRITE

## OPTIONS

- Timing
  - 8ns access (preliminary)
  - 10ns access
  - 12ns access
  - 15ns access
  - 20ns access
  - 25ns access
  - 35ns access

## MARKING

- |                          |     |
|--------------------------|-----|
| 8ns access (preliminary) | - 8 |
| 10ns access              | -10 |
| 12ns access              | -12 |
| 15ns access              | -15 |
| 20ns access              | -20 |
| 25ns access              | -25 |
| 35ns access              | -35 |
- 
- |                       |      |
|-----------------------|------|
| Plastic DIP (300 mil) | None |
| Plastic SOJ (300 mil) | DJ   |
- Available in ceramic packages tested to meet military specifications. Please refer to Micron's *Military Data Book*.
- 2V data retention L
  - Temperature
 

Industrial (-40°C to +85°C)	IT
Automotive (-40°C to +125°C)	AT
Extended (-55°C to +125°C)	XT


## GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.


For flexibility in high-speed memory applications, Micron offers chip enable ( $\overline{CE}$ ) on all organizations. This enhancement can place the outputs in High-Z for additional flexibility in system design. The x4 configuration features separate data input and output.

## PIN ASSIGNMENT (Top View)

### 28-Pin DIP (A-9)



### 28-Pin SOJ (E-8)




Writing to these devices is accomplished when write enable ( $\overline{WE}$ ) and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  goes to LOW. The device offers a reduced power standby mode when disabled. This allows system designers to achieve their low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.

**FAST SRAM**

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

MODE	CE1	CE2	OE	WE	OUTPUT	POWER
STANDBY	H	X	X	X	HIGH-Z	STANDBY
STANDBY	X	H	X	X	HIGH-Z	STANDBY
READ	L	L	L	H	Q	ACTIVE
READ	L	L	H	H	HIGH-Z	ACTIVE
WRITE (1)	L	L	X	L	HIGH-Z	ACTIVE
WRITE (2)	L	L	L	L	D	ACTIVE
WRITE (2)	L	L	H	L	HIGH-Z	ACTIVE

**NOTE:** 1. MT5C6407 ONLY  
2. MT5C6406 ONLY

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Storage Temperature (Plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V <sub>IH</sub>	2.2	V <sub>CC</sub> +1	V	1
Input Low (Logic 0) Voltage		V <sub>IL</sub>	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	I <sub>LI</sub>	-5	5	μA	
Output Leakage Current	Output(s) Disable 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-5	5	μA	
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX							UNITS	NOTES
				-8	-10	-12	-15	-20	-25	-35		
Power Supply Current: Operating	C <sub>E</sub> ≤ V <sub>IL</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/'RC Outputs Open	I <sub>CC</sub>	65	160	150	140	120	110	100	90	mA	3, 14
Power Supply Current: Standby	C <sub>E</sub> ≥ V <sub>IH</sub> ; V <sub>CC</sub> = MAX f = MAX = 1/'RC Outputs Open	I <sub>SB1</sub>	20	55	50	45	40	35	30	25	mA	14
	C <sub>E</sub> ≥ V <sub>CC</sub> -0.2V; V <sub>CC</sub> = MAX V <sub>IL</sub> ≤ V <sub>SS</sub> +0.2V V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V; f = 0	I <sub>SB2</sub>	0.4	3	3	3	3	3	3	3	mA	14

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz V <sub>CC</sub> = 5V	C <sub>I</sub>	5	pF	4
Output Capacitance		C <sub>O</sub>	7	pF	4

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5, 13) (0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = 5V ±10%)

**FAST SRAM**

DESCRIPTION	SYM	-8*		-10		-12		-15		-20		-25		-35		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
<b>READ Cycle</b>																	
READ cycle time	t <sub>RC</sub>	8		10		12		15		20		25		35		ns	
Address access time	t <sub>AA</sub>	8		10		12		15		20		25		35		ns	
Chip Enable access time	t <sub>ACE</sub>	7		9		10		12		15		20		30		ns	
Output hold from address change	t <sub>OH</sub>	3		3		3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t <sub>LZCE</sub>	2		2		2		3		5		5		5		ns	
Chip disable to output in High-Z	t <sub>HZCE</sub>	4		5		6		7		8		8		8		ns	6, 7
Chip Enable to power-up time	t <sub>PU</sub>	0		0		0		0		0		0		0		ns	
Chip disable to power-down time	t <sub>PD</sub>	8		10		12		15		20		25		35		ns	
Output Enable access time	t <sub>AOE</sub>	3		4		5		6		7		8		15		ns	
Output Enable to output in Low-Z	t <sub>LZOE</sub>	0		0		0		0		0		0		0		ns	
Output disable to output in High-Z	t <sub>HZOE</sub>	4		4		5		6		7		8		8		ns	6
<b>WRITE Cycle</b>																	
WRITE cycle time	t <sub>WC</sub>	8		10		12		15		20		25		35		ns	
Chip Enable to end of write	t <sub>CW</sub>	8		9		10		12		15		20		25		ns	
Address valid to end of write	t <sub>AW</sub>	8		9		11		12		15		20		25		ns	
Address setup time	t <sub>AS</sub>	0		0		0		0		0		0		0		ns	
Address hold from end of write	t <sub>AH</sub>	0		0		0		0		0		0		0		ns	
WRITE pulse width	t <sub>WP</sub>	7		8		9		12		15		18		20		ns	
Data setup time	t <sub>DS</sub>	5		6		7		8		10		10		12		ns	
Data hold time	t <sub>DH</sub>	0		0		0		0		0		0		0		ns	
Write disable to output in Low-Z	t <sub>LZWE</sub>	2		2		2		2		2		2		2		ns	
Write Enable to output in High-Z	t <sub>HZWE</sub>	4		5		5		6		8		8		8		ns	6
Write Enable to output valid	t <sub>AWE</sub>	10		12		14		17		20		25		35		ns	
Data valid to output valid	t <sub>ADV</sub>	10		12		14		17		20		25		35		ns	

\*These specifications are preliminary.

**AC TEST CONDITIONS**

Input pulse levels .....	Vss to 3.0V
Input rise and fall times .....	5ns
Input timing reference levels .....	1.5V
Output reference levels .....	1.5V
Output load .....	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT

**NOTES**

1. All voltages referenced to Vss (GND).
2. -3V for pulse width < 20ns.
3. Icc is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. <sup>t</sup>HZCE, <sup>t</sup>HZWE and <sup>t</sup>HZOE are specified with CL = 5pF as in Fig. 2. Transition is measured ±50mV from steady state voltage.
7. At any given temperature and voltage condition, <sup>t</sup>HZCE is less than <sup>t</sup>LZCE and <sup>t</sup>HZWE is less than <sup>t</sup>LZWE.


8.  $\overline{WE}$  is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to or coincident with latest occurring chip enable.
11. <sup>t</sup>RC = Read Cycle Time.
12. Chip enable ( $\overline{CE}$ ) and write enable ( $\overline{WE}$ ) can initiate and terminate a WRITE cycle.
13. For automotive, industrial and extended temperature specifications, refer to page 1-173.
14. Typical values are measured at 5V, 25°C and 20ns cycle time.

**FAST SRAM**


**DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data		V <sub>DR</sub>	2		—	V	
Data Retention Current	$\overline{CE} \geq (V_{cc} - 0.2V)$ $V_{IN} \geq (V_{cc} - 0.2V)$ or $\leq 0.2V$	I <sub>CCDR</sub>		95	250	μA	
	V <sub>CC</sub> = 3V			125	400	μA	
Chip Deselect to Data Retention Time		<sup>t</sup> CDR	0		—	ns	4
Operation Recovery Time		<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11


**LOW Vcc DATA RETENTION WAVEFORM**




**READ CYCLE NO. 1 8, 9**



**READ CYCLE NO. 2 7, 8, 10**



**WRITE CYCLE NO. 1**  
(Chip Enable Controlled)



**WRITE CYCLE NO. 2**  
(Write Enable Controlled) <sup>7, 12</sup>

