Document Title

512Kx8 Bit High Speed Static RAM(5V Operating). Operated at Extended and Industrial Temperature Ranges.

Revision History

<u>RevNo.</u>	<u>History</u>				Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with	n Preliminary.	Feb. 12. 1999	Preliminary		
Rev. 1.0	1.1 Removed Lov 1.2 Removed Dat 1.3 Changed IsB1	ta Retention Charac	teristics.		Mar. 29. 1999	Preliminary
Rev. 2.0	2.1 Relax D.C pa	rameters.			Aug. 19. 1999	Preliminary
	Ite	m	Previous	Current		
		12ns	170mA	195mA		
	Icc	15ns	165mA	190mA		
		20ns	160mA	185mA		
	2.2 Relax Absolu	te Maximum Rating				
	[i	tem	Previous	Current		
	Voltage on Any F	Pin Relative to Vss	-0.5 to 7.0	-0.5 to Vcc+0.5		

Rev. 3.0 3.1 Delete Preliminary

3.2 Update D.C parameters and 10ns part.

	Previous			Current			
	lcc	lsb	lsb1	lcc	sb	lsb1	
10ns	-			170mA			
12ns	195mA	70mA	20mA	160mA	60mA	10mA	
15ns	190mA	TUINA	2011/4	150mA	OUTIA		
20ns	185mA			140mA			

3.3 Added Extended temperature range

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



Mar. 27. 2000 Final

512K x 8 Bit High-Speed CMOS Static RAM


FEATURES

- Fast Access Time 10,12,15,20ns(Max.)
- Low Power Dissipation Standby (TTL) : 60mA(M
 - Standby (TTL) : 60mA(Max.) (CMOS) : 10mA(Max.)
 - Operating KM684002C-10 : 170mA(Max.) KM684002C-10 : 170mA(Max.) KM684002C-12 : 160mA(Max.) KM684002C-15 : 150mA(Max.) KM684002C-20 : 140mA(Max.)
- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
 - KM684002CJ : 36-SOJ-400 KM684002CT: 44-TSOP2-400BF

GENERAL DESCRIPTION

The KM684002C is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The KM684002C uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM684002C is packaged in a 400 mil 36-pin plastic SOJ and 44-pin plastic TSOP type II.

FUNCTIONAL BLOCK DIAGRAM





SAMSUNG ELECTRONICS

ORDERING INFORMATION

KM684002C-10/12/15/20	Commercial Temp.
KM684002C-10/12/15/20	Extended Temp.
KM684002C-10/12/15/20	Industrial Temp.

PIN CONFIGURATION (Top View)





PIN FUNCTION

Pin Name	Pin Function
A0 - A18	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parar	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative	/oltage on Any Pin Relative to Vss		-0.5 to Vcc+0.5	V
Voltage on Vcc Supply Relative to Vss		Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	Та	0 to 70	°C
	Extended	Та	-25 to 85	°C
	Industrial	Та	-40 to 85	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	Vін	2.2	-	Vcc+0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

The above parameters are also guaranteed at extended and industrial temperature range.

**

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Condition	Test Conditions					
Input Leakage Current	L	VIN=Vss to Vcc	-2	2	μA			
Output Leakage Current	Ilo	CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc			-2	2	μΑ	
Operating Current	lcc	Min. Cycle, 100% Duty	Com.	10ns	-	170	mA	
		CS=VIL, VIN=VIH or VIL, IOUT=0mA		12ns	-	160		
				15ns	-	150		
				20ns	-	140		
			Ext.		-	185		
			Ind.	12ns	-	175		
				15ns	-	165		
				20ns	-	155		
Standby Current	lsв	Min. Cycle, CS=Vін			-	60	mA	
	ISB1	f=0MHz, CS≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V			-	10	mA	
Output Low Voltage Level	Vol	Iol=8mA			-	0.4	V	
Output High Voltage Level	Vон	Iон=-4mA			2.4	-	V	
	V0H1**	Іон1=-0.1mA			-	3.95	V	

* The above parameters are also guaranteed at extended and industrial temperature range. ** Vcc=5.0V \pm 5%, Temp.=25°C.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

* Capacitance is sampled and not 100% tested.



AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)


TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

* The above test conditions are also applied at extended and industrial temperature range.

Output Loads(A)

Output Loads(B) for tHz, tLz, tWHz, tOW, tOLz & tOHz





* Capacitive Load consists of all components of the test environment.

* Including Scope and Jig Capacitance

READ CYCLE*

Devementer	Symbol	KM6840	002C-10	KM6840	002C-12	KM6840	002C-15	KM684	002C-20	Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tRC	10	-	12	-	15	-	20	-	ns
Address Access Time	taa	-	10	-	12	-	15	-	20	ns
Chip Select to Output	tco	-	10	-	12	-	15	-	20	ns
Output Enable to Valid Output	tOE	-	5	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	t∟z	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	0	9	ns
Output Disable to High-Z Output	tohz	0	5	0	6	0	7	0	9	ns
Output Hold from Address	toн	3	-	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	0	-	ns
Chip Selection to Power Down-	tPD	-	10	-	12	-	15	-	20	ns

* The above parameters are also guaranteed at extended and industrial temperature range.



KM684002C, KM684002CE, KM684002CI


WRITE CYCLE*

Deremeter	Sumbol	KM6840	002C-10	KM684002C-12		KM684002C-15		KM684002C-20		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	7	-	8	-	10	-	12	-	ns
Address Set-up Time	tAS	0	-	0	-	0	-	0	-	ns
Address Valid to End of	tAW	7	-	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	twp	7	-	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	twP1	10	-	12	-	15	-	20	-	ns
Write Recovery Time	twR	0	-	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	6	0	6	0	7	0	9	ns
Data to Write Time Overlap	tDW	5	-	6	-	7	-	9	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	3	-	ns


* The above parameters are also guaranteed at extended and industrial temperature range.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(WRITE CYCLE)


- 1. $\overline{\text{WE}}$ is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=VIL.
- 7. Address valid prior to coincident with \overline{CS} transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.




TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)





NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address.

2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low ; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write. 3. tcw is measured from the later of CS going low to end of write.

- 4. tas is measured from the address valid to the beginning of write.
- 5. tw<u>R is measured from the end of write to the address change.</u> tw<u>R</u> applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.

7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.

9. Dout is the read data of the new address.

10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
н	Х	Х*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	Din	lcc

* X means Don't Care.



CMOS SRAM


PACKAGE DIMENSIONS

Units:millimeters/Inches

Units:millimeters/Inches

0~8°

36-SOJ-400



44-TSOP2-400BF

