

# SYNCHRONOUS SRAM

# 256K x 16/18 SRAM

+3.3V SUPPLY, PIPELINED AND SELECTABLE BURST MODE

## FEATURES

- Fast access times: 4.5, 5, 6 and 7ns
- Fast OE# access times: 4.5, 5 and 6ns
- Single +3.3V +10%/-5% power supply
- SNOOZE MODE for reduced power standby
- Common data inputs and data outputs
- Individual BYTE WRITE control and GLOBAL WRITE
- Three chip enables for simple depth expansion and address pipelining
- Clock controlled, registered, address, data I/O and control for fully pipelined applications
- Internally self-timed WRITE cycle
- WRITE pass-through capability
- Burst control pin (interleaved or linear burst)
- Automatic power-down for portable applications
- 100-lead TQFP package for high density, high speed
- Low capacitive bus loading
- High 30pF output drive capability at rated access time
- DIMMs also available
- x16 and x18 versions available

## OPTIONS

- Timing
  - 7.5ns clock cycle (133 MHz)
  - 8.5ns clock cycle (117 MHz)
  - 10ns clock cycle (100 MHz)
  - 11ns clock cycle (90 MHz)
  - 15ns clock cycle (66 MHz)

## MARKING


256K x 16 MT58LC256K16C5  
256K x 18 MT58LC256K18C5

- Package  
100-pin TQFP LG
- Part Number Example: MT58LC256K18C5LG-10

## GENERAL DESCRIPTION

The Micron SyncBurst SRAM family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using an advanced CMOS process.

The MT58LC256K16/18C5 SRAM integrates a 256K x 16 or 256K x 18 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The



**NEW 3.3V I/O PIPELINED DCD SRAM**

**GENERAL DESCRIPTION (continued)**

also asynchronous. WRITE cycles can be from 1 to 2 bytes wide as controlled by the write control inputs.

Burst operation can be initiated with either address status processor (ADSP#) or address status controller (ADSC#) input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV#).

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. WEL# controls DQ1-DQ8 and DQP1. WEH# controls DQ9-DQ16 and DQP2, conditioned by BWE# being LOW. GW# LOW causes all bytes to be written. Parity bits are only available on the x18 version. WRITE pass-through makes written data immediately available at the output register


during the READ cycle following a WRITE, as controlled solely by OE#, to improve cache system response.

This device incorporates an additional pipelined enable register which delays turning off the output buffer an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.

The MT58LC256K16/18C5 operates from a +3.3V power supply and all inputs and outputs are TTL-compatible. The device is ideally suited for Pentium™ and PowerPC™ pipelined systems and systems that benefit from a very wide high-speed data bus. The device is also ideal in generic 16-, 18-, 32-, 36-, 64- and 72-bit-wide applications.


NEW 3.3V I/O PIPELINED DCD SRAM

**FUNCTIONAL BLOCK DIAGRAM  
256K x 16**



**NOTE:** Functional Block Diagrams illustrate simplified device operation. See Truth Table, Pin Descriptions and timing diagrams for detailed information.

**FUNCTIONAL BLOCK DIAGRAM**  
**256K x 18**



**NEW 3.3V I/O PIPELINED DCD SRAM**

**MICRON****MT58LC256K16/18C5**  
**256K x 16/18 SYNCBURST SRAM****PIN DESCRIPTIONS**

| TQFP PINS  | SYMBOL        | TYPE  | DESCRIPTION  |
|--|---------------|-------|--|
| 37, 36, 35, 34, 33,<br>32, 100, 99, 82,<br>81, 80, 50, 49, 48,<br>47, 46, 45, 44 | A0-A17        | Input | Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.  |
| 94, 93   | WEH#,<br>WEL# | Input | Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. WEL# controls DQ1-DQ8 and DQP1. WEH# controls DQ9-DQ16 and DQP2. Data I/O are tristated if either of these inputs are LOW.  |
| 87   | BWE#          | Input | Byte Write Enable: This active LOW input permits byte write operations and must meet the setup and hold times around the rising edge of CLK.   |
| 88   | GW#           | Input | Global Write: This active LOW input allows a full 16- or 18-bit WRITE to occur independent of the BWE# and WEn# lines and must meet the setup and hold times around the rising edge of CLK.  |
| 89   | CLK           | Input | Clock: This signal registers the address, data, chip enable, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.   |
| 98   | CE#           | Input | Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP#. This input is sampled only when a new external address is loaded.  |
| 92   | CE2#          | Input | Synchronous Chip Enable: This active LOW input is used to enable the device. This input is sampled only when a new external address is loaded.   |
| 64   | ZZ            | Input | Snooze Enable: This active HIGH asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When active, all other inputs are ignored.   |
| 97   | CE2           | Input | Synchronous Chip Enable: This active HIGH input is used to enable the device. This input is sampled only when a new external address is loaded.  |
| 86   | OE#           | Input | Output Enable: This active LOW asynchronous input enables the data I/O output drivers.   |
| 83   | ADV#          | Input | Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). This pin must be HIGH at the rising edge of the first clock after an ADSP# cycle is initiated if a WRITE cycle is desired (to ensure use of correct address). |

**NEW 3.3V I/O PIPELINED DCD SRAM**

■ 6111549 0023086 91T ■

**PIN DESCRIPTIONS (continued)**

| TQFP PINS   | SYMBOL              | TYPE                            | DESCRIPTION  |
|---|---------------------|---------------------------------|--|
| 84  | ADSP#               | Input                           | Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC#, but dependent upon CE# being LOW.                   |
| 85  | ADSC#               | Input                           | Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if CE# is LOW. ADSC# is also used to place the chip into power-down state when CE# is HIGH. |
| 31  | MODE                | Input                           | Mode: This input selects the burst sequence. A LOW on this pin selects LINEAR BURST. NC or HIGH on this pin selects INTERLEAVED BURST. Do not alter input state while device is operating.   |
| 58, 59, 62, 63,<br>68, 69, 72, 73,<br>8, 9, 12, 13,<br>18, 19, 22, 23                     | DQ1-DQ16            | Input/<br>Output                | SRAM Data I/O: Low Byte is DQ1-DQ8. High Byte is DQ9-DQ16. Input data must meet setup and hold times around the rising edge of CLK.  |
| 74, 24  | NC/DQP1,<br>NC/DQP2 | No Connect/<br>Input/<br>Output | No Connect/Parity Data I/O: On the x16 version, these pins are No Connect (NC). On the x18 version, Low Byte Parity is DQP1. High Byte Parity is DQP2.   |
| 4, 11, 15, 20,<br>27, 41, 54, 61,<br>65, 70, 77, 91                                       | Vcc                 | Supply                          | Power Supply: +3.3V +10%/-5%.  |
| 14  | Vcc                 | Input                           | Pin 14 does not have to be connected directly to Vcc as long as the input voltage is $\geq V_{IH}$ . This input is not connected to the Vcc bus internally.  |
| 5, 10, 17, 21,<br>26, 40, 55, 60,<br>71, 76, 67, 90                                       | Vss                 | Supply                          | Ground: GND.   |
| 38, 39, 42, 43  | DNU                 | -                               | Do Not Use: These signals may either be unconnected or wired to GND to improve package heat dissipation.   |
| 1, 2, 3, 6, 7,<br>16, 25, 28, 29,<br>30, 51, 52, 53,<br>56, 57, 66, 75,<br>78, 79, 95, 96 | NC                  | -                               | No Connect: These signals are not internally connected. These signals may be connected to ground to improve package heat dissipation.  |

**NEW 3.3V I/O PIPELINED DCD SRAM**

**MICRON**MT58LC256K16/18C5  
256K x 16/18 SYNCBURST SRAM**INTERLEAVED BURST ADDRESS TABLE (MODE = NC OR HIGH)**

| First Address (External) | Second Address (Internal) | Third Address (Internal) | Fourth Address (Internal) |
|--------------------------|---------------------------|--------------------------|---------------------------|
| X...X00                  | X...X01                   | X...X10                  | X...X11                   |
| X...X01                  | X...X00                   | X...X11                  | X...X10                   |
| X...X10                  | X...X11                   | X...X00                  | X...X01                   |
| X...X11                  | X...X10                   | X...X01                  | X...X00                   |

**LINEAR BURST ADDRESS TABLE (MODE = GND)**

| First Address (External) | Second Address (Internal) | Third Address (Internal) | Fourth Address (Internal) |
|--------------------------|---------------------------|--------------------------|---------------------------|
| X...X00                  | X...X01                   | X...X10                  | X...X11                   |
| X...X01                  | X...X10                   | X...X11                  | X...X00                   |
| X...X10                  | X...X11                   | X...X00                  | X...X01                   |
| X...X11                  | X...X00                   | X...X01                  | X...X10                   |

**PARTIAL TRUTH TABLE FOR WRITE COMMANDS**

| Function        | GW# | BWE# | WEL# | WEH# |
|-----------------|-----|------|------|------|
| READ            | H   | H    | X    | X    |
| READ            | H   | L    | H    | H    |
| WRITE Low Byte  | H   | L    | L    | H    |
| WRITE High Byte | H   | L    | H    | L    |
| WRITE all bytes | H   | L    | L    | L    |
| WRITE all bytes | L   | X    | X    | X    |

**WRITE PASS-THROUGH TRUTH TABLE**

| PREVIOUS CYCLE <sup>1</sup>  |                      | PRESENT CYCLE   |     |      | NEXT CYCLE |                                      |
|--|----------------------|---|-----|------|------------|--------------------------------------|
| OPERATION  | WE#s                 | OPERATION   | CE# | WE#s | OE#        | OPERATION                            |
| Initiate WRITE cycle, all bytes<br>Address = A(n-1), data = D(n-1) | All L <sup>2,3</sup> | Initiate READ cycle<br>Register A(n), Q = D(n-1)                                  | L   | H    | L          | Read D(n)                            |
| Initiate WRITE cycle, all bytes<br>Address = A(n-1), data = D(n-1) | All L <sup>2,3</sup> | No new cycle<br>Q = D(n-1)  | H   | H    | L          | No carry-over from<br>previous cycle |
| Initiate WRITE cycle, all bytes<br>Address = A(n-1), data = D(n-1) | All L <sup>2,3</sup> | No new cycle<br>Q = HIGH-Z  | H   | H    | H          | No carry-over from<br>previous cycle |
| Initiate WRITE cycle, one byte<br>Address = A(n-1), data = D(n-1)  | One L <sup>2</sup>   | No new cycle<br>Q = D(n-1) for one byte<br>Q = D(pre-existing) for<br>three bytes | H   | H    | L          | No carry-over from<br>previous cycle |

- NOTE:**
1. Previous cycle may be either BURST or NONBURST cycle.
  2. BWE# is LOW when one or two WEn#s are LOW.
  3. GW# LOW will yield identical results.

**TRUTH TABLE**

| OPERATION                    | ADDRESS USED | CE# | CE2# | CE2 | ZZ | ADSP# | ADSC# | ADV# | WRITE# | OE# | CLK | DQ     |
|------------------------------|--------------|-----|------|-----|----|-------|-------|------|--------|-----|-----|--------|
| Deselected Cycle, Power-down | None         | H   | X    | X   | L  | X     | L     | X    | X      | X   | L-H | High-Z |
| Deselected Cycle, Power-down | None         | L   | X    | L   | L  | L     | X     | X    | X      | X   | L-H | High-Z |
| Deselected Cycle, Power-down | None         | L   | H    | X   | L  | L     | X     | X    | X      | X   | L-H | High-Z |
| Deselected Cycle, Power-down | None         | L   | X    | L   | L  | H     | L     | X    | X      | X   | L-H | High-Z |
| Deselected Cycle, Power-down | None         | L   | H    | X   | L  | H     | L     | X    | X      | X   | L-H | High-Z |
| SNOOZE MODE, Power-down      | None         | X   | X    | X   | H  | X     | X     | X    | X      | X   | X   | High-Z |
| READ Cycle, Begin Burst      | External     | L   | L    | H   | L  | L     | X     | X    | X      | L   | L-H | Q      |
| READ Cycle, Begin Burst      | External     | L   | L    | H   | L  | L     | X     | X    | X      | H   | L-H | High-Z |
| WRITE Cycle, Begin Burst     | External     | L   | L    | H   | L  | H     | L     | X    | L      | X   | L-H | D      |
| READ Cycle, Begin Burst      | External     | L   | L    | H   | L  | H     | L     | X    | H      | L   | L-H | Q      |
| READ Cycle, Begin Burst      | External     | L   | L    | H   | L  | H     | L     | X    | H      | H   | L-H | High-Z |
| READ Cycle, Continue Burst   | Next         | X   | X    | X   | L  | H     | H     | L    | H      | L   | L-H | Q      |
| READ Cycle, Continue Burst   | Next         | X   | X    | X   | L  | H     | H     | L    | H      | H   | L-H | High-Z |
| READ Cycle, Continue Burst   | Next         | H   | X    | X   | L  | X     | H     | L    | H      | L   | L-H | Q      |
| READ Cycle, Continue Burst   | Next         | H   | X    | X   | L  | X     | H     | L    | H      | H   | L-H | High-Z |
| WRITE Cycle, Continue Burst  | Next         | X   | X    | X   | L  | H     | H     | L    | L      | X   | L-H | D      |
| WRITE Cycle, Continue Burst  | Next         | H   | X    | X   | L  | X     | H     | L    | L      | X   | L-H | D      |
| READ Cycle, Suspend Burst    | Current      | X   | X    | X   | L  | H     | H     | H    | H      | L   | L-H | Q      |
| READ Cycle, Suspend Burst    | Current      | X   | X    | X   | L  | H     | H     | H    | H      | H   | L-H | High-Z |
| READ Cycle, Suspend Burst    | Current      | H   | X    | X   | L  | X     | H     | H    | H      | L   | L-H | Q      |
| READ Cycle, Suspend Burst    | Current      | H   | X    | X   | L  | X     | H     | H    | H      | H   | L-H | High-Z |
| WRITE Cycle, Suspend Burst   | Current      | X   | X    | X   | L  | H     | H     | H    | L      | X   | L-H | D      |
| WRITE Cycle, Suspend Burst   | Current      | H   | X    | X   | L  | X     | H     | H    | L      | X   | L-H | D      |

- NOTE:**
1. X means "don't care." H means logic HIGH. L means logic LOW. WRITE#=L means any one or more byte write enable signals (WEL# or WEH#) and BWE# are LOW or GW# is LOW. WRITE#=H means all byte write enable signals and GW# are HIGH.
  2. WEL# enables WRITES to DQ1-DQ8, DQP1. WEH# enables WRITES to DQ9-DQ16, DQP2. DQP1 and DQP2 are only available on the x18 version.
  3. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
  4. Wait states are inserted by suspending burst.
  5. For a WRITE operation following a READ operation, OE# must be HIGH before the input data setup time and held HIGH throughout the input data hold time.
  6. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
  7. ADSP# LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and BWE# LOW or GW# LOW for the subsequent L-H edge of CLK. Refer to WRITE timing diagram for clarification.

**NEW 3.3V I/O PIPELINED DCD SRAM**



MT58LC256K16/18C5  
256K x 16/18 SYNCBURST SRAM

**ABSOLUTE MAXIMUM RATINGS\***

|   |                                |
|---|--------------------------------|
| Voltage on Vcc Supply Relative to Vss ..... | -0.5V to +4.6V                 |
| V <sub>IN</sub> .....                       | -0.5V to V <sub>CC</sub> +0.5V |
| Storage Temperature (plastic) .....         | -55°C to +150°C                |
| Junction Temperature** .....                | +150°C                         |
| Short Circuit Output Current .....          | 100mA                          |

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\*Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See Micron Technical Note TN-05-14 for more information.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(0°C ≤ T<sub>A</sub> ≤ 70°C; V<sub>CC</sub> = +3.3V +10%/-5% unless otherwise noted)

| DESCRIPTION                  | CONDITIONS  | SYMBOL          | MIN   | MAX                   | UNITS | NOTES |
|------------------------------|---|-----------------|-------|-----------------------|-------|-------|
| Input High (Logic 1) Voltage |   | V <sub>IH</sub> | 2.0   | V <sub>CC</sub> + 0.3 | V     | 1, 2  |
| Input Low (Logic 0) Voltage  |   | V <sub>IL</sub> | -0.3  | 0.8                   | V     | 1, 2  |
| Input Leakage Current        | 0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>                        | I <sub>LI</sub> | -1    | 1                     | μA    | 15    |
| Output Leakage Current       | Output(s) disabled,<br>0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> | I <sub>LO</sub> | -1    | 1                     | μA    |       |
| Output High Voltage          | I <sub>OH</sub> = -4.0mA                                      | V <sub>OH</sub> | 2.4   |                       | V     | 1, 12 |
| Output Low Voltage           | I <sub>OL</sub> = 8.0mA                                       | V <sub>OL</sub> |       | 0.4                   | V     | 1, 12 |
| Supply Voltage               |   | V <sub>CC</sub> | 3.135 | 3.6                   | V     | 1     |

NEW 3.3V I/O PIPELINED DCD SRAM

| DESCRIPTION                     | CONDITIONS  | SYM              | TYP | MAX  |      |     |     |     | UNITS | NOTES     |
|---------------------------------|---|------------------|-----|------|------|-----|-----|-----|-------|-----------|
|                                 |   |                  |     | -7.5 | -8.5 | -10 | -11 | -15 |       |           |
| Power Supply Current: Operating | Device selected; All inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; Cycle time ≥ 1KC MIN; V <sub>CC</sub> = MAX; Outputs open  | I <sub>CC</sub>  | 100 | 360  | 350  | 300 | 250 | 200 | mA    | 3, 13, 14 |
| Power Supply Current: Idle      | Device selected; V <sub>CC</sub> = MAX; ADSC#, ADSP#, GW#, BW#s, ADV# ≥ V <sub>IH</sub> ; All inputs ≤ V <sub>SS</sub> +0.2 or ≥ V <sub>CC</sub> -0.2; Cycle time ≥ 1KC MIN | I <sub>CC1</sub> | 18  | 90   | 80   | 80  | 75  | 60  | mA    | 13, 14    |
| CMOS Standby                    | Device deselected; V <sub>CC</sub> = MAX; All inputs ≤ V <sub>SS</sub> +0.2 or ≥ V <sub>CC</sub> -0.2; All inputs static; CLK frequency = 0                                 | I <sub>SB2</sub> | 0.5 | 5    | 5    | 5   | 5   | 5   | mA    | 13, 14    |
| TTL Standby                     | Device deselected; V <sub>CC</sub> = MAX; All inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; All inputs static; CLK frequency = 0  | I <sub>SB3</sub> | 15  | 25   | 25   | 25  | 25  | 25  | mA    | 13, 14    |
| Clock Running                   | Device deselected; V <sub>CC</sub> = MAX; All inputs ≤ V <sub>SS</sub> +0.2 or ≥ V <sub>CC</sub> -0.2; Cycle time ≥ 1KC MIN   | I <sub>SB4</sub> | 18  | 90   | 80   | 80  | 75  | 60  | mA    | 13, 14    |





**MT58LC256K16/18C5**  
**256K x 16/18 SYNCBURST SRAM**

**CAPACITANCE**

| DESCRIPTION                   | CONDITIONS  | SYMBOL   | TYP | MAX | UNITS | NOTES |
|-------------------------------|---|----------|-----|-----|-------|-------|
| Control Input Capacitance     | $T_A = 25^\circ\text{C}; f = 1 \text{ MHz}$<br>$V_{CC} = 3.3\text{V}$ | $C_i$    | 3   | 4   | pF    | 4     |
| Input/Output Capacitance (DQ) |   | $C_o$    | 4   | 5   | pF    | 4     |
| Address Capacitance           |   | $C_A$    | 3   | 3.5 | pF    | 4     |
| Clock Capacitance             |   | $C_{ck}$ | 2.5 | 3   | pF    | 4     |

**THERMAL CONSIDERATIONS**

| DESCRIPTION                              | CONDITIONS   | SYMBOL        | TQFP TYP | UNITS              | NOTES |
|--|--|---------------|----------|--------------------|-------|
| Thermal resistance - Junction to Ambient | Still air, soldered on 4.25 x 1.125-inch,<br>4-layer printed circuit board | $\theta_{JA}$ | 28       | $^\circ\text{C/W}$ | 4     |
| Thermal resistance - Junction to Case    |  | $\theta_{JC}$ | 4        | $^\circ\text{C/W}$ | 4     |

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5) ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}; V_{CC} = +3.3\text{V} \pm 10\%/-5\%$ )

| DESCRIPTION                           | SYM        | -7.5 |     | -8.5 |     | -10 |     | -11 |     | -15 |     | UNITS | NOTES      |
|---------------------------------------|------------|------|-----|------|-----|-----|-----|-----|-----|-----|-----|-------|------------|
|                                       |            | MIN  | MAX | MIN  | MAX | MIN | MAX | MIN | MAX | MIN | MAX |       |            |
| <b>Clock</b>                          |            |      |     |      |     |     |     |     |     |     |     |       |            |
| Clock cycle time                      | $t_{KC}$   | 7.5  |     | 8.5  |     | 10  |     | 11  |     | 15  |     | ns    |            |
| Clock frequency                       | $f_{KF}$   |      | 133 |      | 117 |     | 100 |     | 90  |     | 66  | MHz   |            |
| Clock HIGH time                       | $t_{KH}$   | 1.9  |     | 2.5  |     | 3.2 |     | 3.8 |     | 5   |     | ns    |            |
| Clock LOW time                        | $t_{KL}$   | 1.9  |     | 2.5  |     | 3.2 |     | 3.8 |     | 5   |     | ns    |            |
| <b>Output Times</b>                   |            |      |     |      |     |     |     |     |     |     |     |       |            |
| Clock to output valid                 | $t_{KQ}$   |      | 4.5 |      | 5   |     | 5   |     | 6   |     | 7   | ns    |            |
| Clock to output invalid               | $t_{KQX}$  | 1.5  |     | 1.5  |     | 1.5 |     | 2   |     | 2   |     | ns    | 6          |
| Clock to output in Low-Z              | $t_{KQLZ}$ | 1.5  |     | 1.5  |     | 1.5 |     | 2   |     | 2   |     | ns    | 4, 6, 7, 8 |
| Clock to output in High-Z             | $t_{KQHZ}$ |      | 4.5 |      | 5   |     | 5   |     | 5   |     | 6   | ns    | 4, 6, 7, 8 |
| OE# to output valid                   | $t_{OEQ}$  |      | 4.5 |      | 5   |     | 5   |     | 5   |     | 5   | ns    | 10         |
| OE# to output in Low-Z                | $t_{OELZ}$ | 0    |     | 0    |     | 0   |     | 0   |     | 0   |     | ns    | 4, 6, 7, 8 |
| OE# to output in High-Z               | $t_{OEHZ}$ |      | 3   |      | 4   |     | 4   |     | 5   |     | 6   | ns    | 4, 6, 7, 8 |
| <b>Setup Times</b>                    |            |      |     |      |     |     |     |     |     |     |     |       |            |
| Address                               | $t_{AS}$   | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    | 9, 11      |
| Address Status (ADSC#, ADSP#)         | $t_{ADSS}$ | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    | 9, 11      |
| Address Advance (ADV#)                | $t_{AAS}$  | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    | 9, 11      |
| Write Signals (WEL#, WEH#, BWE#, GW#) | $t_{WS}$   | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    | 9, 11      |
| Data-in                               | $t_{DS}$   | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    | 9, 11      |
| Chip Enables (CE#, CE2#, CE2)         | $t_{CES}$  | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    | 9, 11      |
| <b>Hold Times</b>                     |            |      |     |      |     |     |     |     |     |     |     |       |            |
| Address                               | $t_{AH}$   | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    | 9, 11      |
| Address Status (ADSC#, ADSP#)         | $t_{ADSH}$ | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    | 9, 11      |
| Address Advance (ADV#)                | $t_{AAH}$  | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    | 9, 11      |
| Write Signals (WEL#, WEH#, BWE#, GW#) | $t_{WH}$   | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    | 9, 11      |
| Data-in                               | $t_{DH}$   | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    | 9, 11      |
| Chip Enables (CE#, CE2#, CE2)         | $t_{CEH}$  | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    | 9, 11      |

**NEW 3.3V I/O PIPELINED DCD SRAM**

AC TEST CONDITIONS

|                                     |                         |
|-------------------------------------|-------------------------|
| Input pulse levels .....            | V <sub>SS</sub> to 3.0V |
| Input rise and fall times .....     | 2.5ns                   |
| Input timing reference levels ..... | 1.5V                    |
| Output reference levels .....       | 1.5V                    |
| Output load .....                   | See Figures 1 and 2     |




Figure 1  
OUTPUT LOAD EQUIVALENT




Figure 2  
OUTPUT LOAD EQUIVALENT

NOTES

1. All voltages referenced to V<sub>SS</sub> (GND).
2. Overshoot: V<sub>IH</sub> ≤ +4.6V for t ≤ t<sub>KC</sub> / 2 for I ≤ 20mA  
Undershoot: V<sub>IL</sub> ≥ -0.7V for t ≤ t<sub>KC</sub> / 2 for I ≤ 20mA  
Power-up: V<sub>IH</sub> ≤ +3.6V and V<sub>CC</sub> ≤ 3.135V for t ≤ 200ms
3. I<sub>CC</sub> is given with no output current. I<sub>CC</sub> increases with greater output loading and faster cycle times.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Figure 1 unless otherwise noted.
6. Output loading is specified with C<sub>L</sub> = 5pF as in Figure 2.
7. Transition is measured ±500mV from steady state voltage.
8. Reference Technical Note TN-58-09, "Synchronous SRAM Bus Contention Design Considerations," for a more thorough discussion on these parameters.
9. A WRITE cycle is defined by at least one byte write enable LOW and ADSP# HIGH for the required setup and hold times. A READ cycle is defined by all byte write enables HIGH and (ADSC# or ADV# LOW) or ADSP# LOW for the required setup and hold times.
10. OE# is a "don't care" when a byte write enable is sampled LOW.
11. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising

edges of CLK when either ADSP# or ADSC# is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK (when either ADSP# or ADSC# is LOW) to remain enabled.

12. The load used for V<sub>OH</sub>, V<sub>OL</sub> testing is shown in Figure 2. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
13. "Device Deselected" means device is in POWER-DOWN mode as defined in the Truth Table. "Device Selected" means device is active (not in POWER-DOWN mode).
14. Typical values are measured at 3.3V, 25°C and 15ns cycle time.
15. MODE pin has an internal pull-up and exhibits an input leakage current of ±10μA.

LOAD DERATING CURVES

Micron 256K x 16 and 256K x 18 Synchronous SRAM timing is dependent upon the capacitive loading on the outputs. The data sheet is written assuming a load of 30pF.

For a more accurate derating calculation, see the capacitive loading derating curves in Micron Technical Note TN-58-11, "3.3V Synchronous SRAM Capacitive Loading."

**SNOOZE MODE**

SNOOZE MODE is a low current, "power-down" mode in which the device is deselected and current is reduced to  $I_{SB2}$ . The duration of SNOOZE MODE is dictated by the length of time the ZZ pin is in a HIGH state. After entering SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored.


The ZZ pin (pin 64) is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE. When the ZZ pin becomes a logic HIGH,  $I_{SB2}$  is guaranteed after the setup time  $t'_{ZZ}$  is met. Any access pending when entering SNOOZE MODE is not guaranteed to successfully complete. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

**SNOOZE MODE ELECTRICAL CHARACTERISTICS**

| DESCRIPTION                        | CONDITIONS       | SYMBOL      | MIN          | MAX          | UNITS | NOTES |
|------------------------------------|------------------|-------------|--------------|--------------|-------|-------|
| Current during SNOOZE MODE         | $ZZ \geq V_{IH}$ | $I_{SB2Z}$  |              | 5            | mA    |       |
| ZZ active to input ignored         |                  | $t'_{ZZ}$   |              | $2(t'_{KC})$ | ns    | 1     |
| ZZ inactive to input sampled       |                  | $t'_{RZZ}$  | $2(t'_{KC})$ |              | ns    | 1     |
| ZZ active to snooze current        |                  | $t'_{ZZI}$  |              | $2(t'_{KC})$ | ns    | 1     |
| ZZ inactive to exit snooze current |                  | $t'_{RZZI}$ | 0            |              | ns    | 1     |

**NOTE:** 1. This parameter is sampled.

**SNOOZE MODE WAVEFORM**




\* Except ZZ

DON'T CARE

**NEW 3.3V I/O PIPELINED DCD SRAM**

NEW 3.3V I/O PIPELINED DCD SRAM

READ TIMING




READ TIMING PARAMETERS

|                   | -7.5 |     | -8.5 |     | -10 |     | -11 |     | -15 |     |       |
|-------------------|------|-----|------|-----|-----|-----|-----|-----|-----|-----|-------|
| SYM               | MIN  | MAX | MIN  | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNITS |
| t <sub>KC</sub>   | 7.5  |     | 8.5  |     | 10  |     | 11  |     | 15  |     | ns    |
| t <sub>KF</sub>   |      | 133 |      | 117 |     | 100 |     | 90  |     | 66  | MHz   |
| t <sub>KH</sub>   | 1.9  |     | 2.5  |     | 3.2 |     | 3.8 |     | 5   |     | ns    |
| t <sub>KL</sub>   | 1.9  |     | 2.5  |     | 3.2 |     | 3.8 |     | 5   |     | ns    |
| t <sub>KQ</sub>   |      | 4.5 |      | 5   |     | 5   |     | 6   |     | 7   | ns    |
| t <sub>KQX</sub>  | 1.5  |     | 1.5  |     | 1.5 |     | 2   |     | 2   |     | ns    |
| t <sub>KQLZ</sub> | 1.5  |     | 1.5  |     | 1.5 |     | 2   |     | 2   |     | ns    |
| t <sub>KQHZ</sub> |      | 4.5 |      | 5   |     | 5   |     | 5   |     | 6   | ns    |
| t <sub>OEG</sub>  |      | 4.5 |      | 5   |     | 5   |     | 5   |     | 5   | ns    |
| t <sub>OELZ</sub> | 0    |     | 0    |     | 0   |     | 0   |     | 0   |     | ns    |
| t <sub>OEHZ</sub> |      | 3   |      | 4   |     | 4   |     | 5   |     | 6   | ns    |

|                   | -7.5 |     | -8.5 |     | -10 |     | -11 |     | -15 |     |       |
|-------------------|------|-----|------|-----|-----|-----|-----|-----|-----|-----|-------|
| SYM               | MIN  | MAX | MIN  | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNITS |
| t <sub>AS</sub>   | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |
| t <sub>ADSS</sub> | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |
| t <sub>AAS</sub>  | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |
| t <sub>WS</sub>   | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |
| t <sub>CES</sub>  | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |
| t <sub>AH</sub>   | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |
| t <sub>ADSH</sub> | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |
| t <sub>AAH</sub>  | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |
| t <sub>WH</sub>   | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |
| t <sub>CEH</sub>  | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |

- NOTE:**
- Q(A2) refers to output from address A2. Q(A2+1) refers to output from the next internal burst address following A2.
  - CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
  - Timing is shown assuming that the device was not enabled before entering into this sequence. OE# does not cause Q to be driven until after the following clock rising edge.
  - Outputs are disabled within two clock cycles after deselect.

**WRITE TIMING**



**WRITE TIMING PARAMETERS**


| SYM        | -7.5 |     | -8.5 |     | -10 |     | -11 |     | -15 |     | UNITS |
|------------|------|-----|------|-----|-----|-----|-----|-----|-----|-----|-------|
|            | MIN  | MAX | MIN  | MAX | MIN | MAX | MIN | MAX | MIN | MAX |       |
| $t_{KC}$   | 7.5  |     | 8.5  |     | 10  |     | 11  |     | 15  |     | ns    |
| $t_{KF}$   |      | 133 |      | 117 |     | 100 |     | 90  |     | 66  | MHz   |
| $t_{KH}$   | 1.9  |     | 2.5  |     | 3.2 |     | 3.8 |     | 5   |     | ns    |
| $t_{KL}$   | 1.9  |     | 2.5  |     | 3.2 |     | 3.8 |     | 5   |     | ns    |
| $t_{OEZH}$ |      | 3   |      | 4   |     | 4   |     | 5   |     | 6   | ns    |
| $t_{AS}$   | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |
| $t_{ADSS}$ | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |
| $t_{AAS}$  | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |
| $t_{WS}$   | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |

| SYM        | -7.5 |     | -8.5 |     | -10 |     | -11 |     | -15 |     | UNITS |
|------------|------|-----|------|-----|-----|-----|-----|-----|-----|-----|-------|
|            | MIN  | MAX | MIN  | MAX | MIN | MAX | MIN | MAX | MIN | MAX |       |
| $t_{DS}$   | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |
| $t_{CES}$  | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |
| $t_{AH}$   | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |
| $t_{ADSH}$ | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |
| $t_{AAH}$  | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |
| $t_{WH}$   | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |
| $t_{DH}$   | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |
| $t_{CEH}$  | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |

- NOTE:**
1. D(A2) refers to input for address A2. D(A2+1) refers to input for the next internal burst address following A2.
  2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
  3. OE# must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/output data contention for the time period prior to the byte write enable inputs being sampled.
  4. ADV# must be HIGH to permit a WRITE to the loaded address.
  5. Full-width WRITE can be initiated by GW# LOW or GW# HIGH and BWE#, WEL# and WEH# LOW.

NEW 3.3V I/O PIPELINED DCD SRAM

READ/WRITE TIMING



▨ DON'T CARE  
▩ UNDEFINED

READ/WRITE TIMING PARAMETERS

|                   | -7.5 |     | -8.5 |     | -10 |     | -11 |     | -15 |     |       |
|-------------------|------|-----|------|-----|-----|-----|-----|-----|-----|-----|-------|
| SYM               | MIN  | MAX | MIN  | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNITS |
| t <sub>KC</sub>   | 7.5  |     | 8.5  |     | 10  |     | 11  |     | 15  |     | ns    |
| t <sub>KF</sub>   |      | 133 |      | 117 |     | 100 |     | 90  |     | 66  | MHz   |
| t <sub>KH</sub>   | 1.9  |     | 2.5  |     | 3.2 |     | 3.8 |     | 5   |     | ns    |
| t <sub>KL</sub>   | 1.9  |     | 2.5  |     | 3.2 |     | 3.8 |     | 5   |     | ns    |
| t <sub>KQ</sub>   |      | 4.5 |      | 5   |     | 5   |     | 6   |     | 7   | ns    |
| t <sub>KQLZ</sub> | 1.5  |     | 1.5  |     | 1.5 |     | 2   |     | 2   |     | ns    |
| t <sub>OELZ</sub> | 0    |     | 0    |     | 0   |     | 0   |     | 0   |     | ns    |
| t <sub>OEHZ</sub> |      | 3   |      | 4   |     | 4   |     | 5   |     | 6   | ns    |
| t <sub>AS</sub>   | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |

|                   | -7.5 |     | -8.5 |     | -10 |     | -11 |     | -15 |     |       |
|-------------------|------|-----|------|-----|-----|-----|-----|-----|-----|-----|-------|
| SYM               | MIN  | MAX | MIN  | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNITS |
| t <sub>ADSS</sub> | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |
| t <sub>WS</sub>   | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |
| t <sub>DS</sub>   | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |
| t <sub>CES</sub>  | 2.2  |     | 2.2  |     | 2.2 |     | 2.5 |     | 2.5 |     | ns    |
| t <sub>AH</sub>   | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |
| t <sub>ADSH</sub> | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |
| t <sub>WH</sub>   | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |
| t <sub>DH</sub>   | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |
| t <sub>CEH</sub>  | 0.5  |     | 0.5  |     | 0.5 |     | 0.5 |     | 0.5 |     | ns    |

- NOTE: 1. Q(A4) refers to output from address A4. Q(A4+1) refers to output from the next internal burst address following A4.  
 2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.  
 3. The data bus (Q) remains in High-Z following a WRITE cycle unless an ADSP#, ADSC# or ADV# cycle is performed.  
 4. GW# is HIGH.  
 5. Back-to-back READs may be controlled by either ADSP# or ADSC#.