

M5M5256BP,BFP,BKP -10L-W, -12L-W, -15L-W -10LL-W,-12LL-W,-15LL-W

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM


DESCRIPTION

This M5M5256BP,BFP,BKP is a 262,144-bit CMOS static RAM organized as 32,768-words by 8-bits which is fabricated using high-performance double polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high-density and low-power static RAM. It is ideal for the memory systems which require simple interface.

The stand-by current is low enough for a battery back-up application. It is mounted in a standard 28 pin package and configured in an industrial standard 32K × 8-bit pinout.

FEATURE

Type	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5256BP,BFP,BKP-10L-W M5M5256BP,BFP,BKP-12L-W M5M5256BP,BFP,BKP-15L-W	100ns 120ns 150ns	70mA	100 μA (V _{cc} =5.5v)
			50 μA (V _{cc} =3.0v)
M5M5256BP,BFP,BKP-10LL-W M5M5256BP,BFP,BKP-12LL-W M5M5256BP,BFP,BKP-15LL-W	100ns 120ns 150ns		20 μA (V _{cc} =5.5v) 10 μA (V _{cc} =3.0v)



APPLICATION

Small Capacity Memory Units

- Single +5V Power Supply
- No Clocks, No Refresh
- Data-Hold on +2V Power Supply
- Directly TTL Compatible: All Inputs and Outputs
- Three-State Outputs: OR-tie Capability
- Simple Memory Expansion by \bar{S}
- \bar{OE} Prevents Data Contention in the I/O Bus
- Common Data I/O
- Wide operating temperature (-20~70°C)
- PACKAGE

M5M5256BP 28 pin 600 mil DIP
 M5M5256BKP 28 pin 300 mil DIP
 M5M5256BFP 28 pin Small Outline Package (SOP)

M5M5256BP,BFP,BKP -10L-W, -12L-W, -15L-W -10LL-W,-12LL-W,-15LL-W

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

FUNCTION

The operation mode of the M5M5256BP,BFP,BKP is determined by a combination of the device control inputs \overline{S} , \overline{W} and \overline{OE} . Each mode is summarized in the function table.


A write cycle is executed whenever the low level \overline{W} overlaps with the low level \overline{S} . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \overline{W} , \overline{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while \overline{S} are in an active state.

When setting \overline{S} at a high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \overline{S} . The power supply current is reduced as low as the stand-by current which is specified as I_{cc3} or I_{cc4} , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

\overline{S}	\overline{W}	\overline{OE}	Mode	DQ	I _{cc}
H	X	X	Non selection	High-impedance	Standby
L	L	X	Write	D _{IN}	Active
L	H	L	Read	D _{OUT}	Active
L	H	H		High-impedance	Active



M5M5256BP,BFP,BKP -10L-W, -12L-W, -15L-W -10LL-W,-12LL-W,-15LL-W

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Units
V _{CC}	Supply voltage	With respect to GND	-0.3~7	V
V _I	Input voltage		-0.3~V _{CC} +0.3	V
V _O	Output voltage		0~V _{CC}	V
P _d	Power dissipation	T _a =25°C	700	mW
T _{opr}	Operating temperature		-20~70	°C
T _{stg}	Storage temperature		-65~150	°C

ELECTRICAL CHARACTERISTICS (T_a=-20~70°C, V_{CC}=5V±10%, unless otherwise noted)

Symbol	Parameter	Conditions	Limits			Units
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.2		V _{CC} +0.3V	V
V _{IL}	Low-level input voltage		-0.3		0.8	V
V _{OH}	High-level output voltage	I _{OH} =-1mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} =2mA			0.4	V
I _I	Input leakage current	V _I =0~V _{CC}			±1	μA
I _O	Output leakage current	$\overline{S}=V_{IH}$ or $\overline{OE}=V_{IH}$, V _{VO} =0~V _{CC}			±1	μA
I _{CC1}	Active supply current (AC,MOS level)	$\overline{S}<0.2V, \overline{W}>V_{CC}-0.2V$, Output open Other inputs<0.2V or >V _{CC} -0.3V Min.cycle		30	65	mA
I _{CC2}	Active supply current (AC,TTL level)	$\overline{S}=V_{IL}, \overline{W}=V_{IH}$, Output open Other inputs=V _{IH} or V _{IL} Min.cycle		35	70	mA
I _{CC3}	Stand by supply current	$\overline{S} \geq V_{CC}-0.2V$ Other inputs=0~V _{CC}			100	μA
			BP,BFP,BKP-L -W			20
I _{CC4}	Stand by supply current	$\overline{S}=V_{IH}$, Other inputs=0~V _{CC}			3	mA
C _I	Input capacitance (T _a =25°C)	V _I =GND, V _I =25mVrms, f=1MHz			6	pF
C _O	Output capacitance (T _a =25°C)	V _O =GND, V _O =25mVrms, f=1MHz			8	pF

Note 1: Direction for current flowing into IC is indicated as positive (no mark)

Note 2: Typical value is V_{CC}=5V, T_a=25°C

M5M5256BP,BFP,BKP -10L-W, -12L-W, -15L-W -10LL-W,-12LL-W,-15LL-W

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

SWITCHING CHARACTERISTICS (Ta=-20~70°C, Vcc=5V±10%, unless otherwise noted)

READ CYCLE

Symbol	Parameter	M5M5256-10L-W M5M5256-10LL-W		M5M5256-12L-W M5M5256-12LL-W		M5M5256-15L-W M5M5256-15LL-W		Units
		Min	Max	Min	Max	Min	Max	
t _{CR}	Read cycle time	100		120		150		ns
t _{a(A)}	Address access time		100		120		150	ns
t _{a(S)}	Chip select access time		100		120		150	ns
t _{a(OE)}	Output enable access time		50		60		75	ns
t _{dis(S)}	Output disable time after \overline{S} high		35		40		45	ns
t _{dis(OE)}	Output disable time after \overline{OE} high		35		40		45	ns
t _{en(S)}	Output enable time after \overline{S} low	10		10		10		ns
t _{en(OE)}	Output enable time after \overline{OE} low	10		10		10		ns
t _{v(A)}	Data valid time after address	20		20		20		ns

TIMING REQUIREMENTS (Ta=-20~70°C, Vcc=5V±10%, unless otherwise noted)

WRITE CYCLE


Symbol	Parameter	M5M5256-10L-W M5M5256-10LL-W		M5M5256-12L-W M5M5256-12LL-W		M5M5256-15L-W M5M5256-15LL-W		Units
		Min	Max	Min	Max	Min	Max	
t _{cw}	Write cycle time	100		120		150		ns
t _{w(W)}	Write pulse width	60		70		80		ns
t _{SU(A)}	Address set up time	0		0		0		ns
t _{SU(A-\overline{W})}	Address set up time with respect to \overline{W} high	80		85		90		ns
t _{SU(S)}	Chip select set up time	80		85		90		ns
t _{SU(D)}	Data set up time	35		40		50		ns
t _{h(D)}	Data hold time	0		0		0		ns
t _{rec(W)}	Write recovery time	0		0		0		ns
t _{dis(W)}	Output disable time after \overline{W} low		35		40		45	ns
t _{dis(OE)}	Output disable time after \overline{OE} high		35		40		45	ns
t _{en(W)}	Output enable time after \overline{W} high	10		10		10		ns
t _{en(OE)}	Output enable time after \overline{OE} low	10		10		10		ns

M5M5256BP,BFP,BKP -10L-W, -12L-W, -15L-W -10LL-W,-12LL-W,-15LL-W


262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

TIMING DIAGRAMS

Read cycle




Write cycle (\bar{W} control mode)



M5M5256BP,BFP,BKP -10L-W, -12L-W, -15L-W -10LL-W,-12LL-W,-15LL-W

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle (\overline{S} control mode)



Note 3: Test condition

Input pulse level.... $V_{IH} = 2.4V, V_{IL} = 0.6V$

Input rise and fall time.... 10ns

Reference level.... $V_{OH} = V_{OL} = 1.5V$

Transition is measured $\pm 500mV$ from steady state voltage. (for t_{en}, t_{dis})

Output loads..... Fig.1, $C_L = 100pf$ (BP,BFP,BKP-10L-I,-12L-I,-15L-I,-10LL-I,
-12LL-I,-15LL-I)

$C_L = 5pf$ (for t_{en}, t_{dis})




Fig.1 Output load

Note 4: Hatching indicates the state isdon't care.

Note 5: Writing is executed in overlap of \overline{S} and \overline{W} low.

Note 6: If \overline{W} goes low simultaneously with or prior to \overline{S} , the output remains in the high-impedance state.

Note 7: Don't apply inverted phase signal externally when DQ pin is in output mode.

M5M5256BP,BFP,BKP -10L-W, -12L-W, -15L-W -10LL-W,-12LL-W,-15LL-W

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS

ELECTRICAL CHARACTERISTICS (Ta=-20~70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Units
			Min	Typ	Max	
V _{cc(PD)}	Power down supply voltage		2			V
V _{I(̄S)}	Chip select input \bar{S}	2.2V ≤ V _{cc(PD)}	2.2			V
		2V ≤ V _{cc(PD)} ≤ 2.2V		V _{cc(PD)}		
I _{cc(PD)}	Power down supply current	V _{cc} =3V			50	μA
		Other inputs=3V	BP,BFP,BKP-L -W			
						BP,BFP,BKP-LL -W

* Ta=25°C, I_{cc(PD)} = 1 μA

TIMING REQUIREMENTS (Ta=-20~70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Units
			Min	Typ	Max	
t _{su(PD)}	Power down set up time		0			ns
t _{rec(PD)}	Power down recovery time		t _{CR}			ns

POWER DOWN CHARACTERISTICS

