

## **Series 54/74**

# DM7280/DM8280(S8280/N8280) presettable decade counter DM7281/DM8281 (S8281/N8281) presettable binary counter DM7288/DM8288 (S8288/N8288) presettable ÷12 counter


#### general description

The counters in this series are four-bit monolithic subsystems containing a divide-by-two counter with one clock input and a second counter with a second clock input. The two clock inputs and the other logic functions provided will implement a wide variety of counter and storage register functions.

#### features

Series 54/74 compatible

- Two clock inputs for additional flexibility
- Strobed parallel-entry capability
- Reset inputs common to all stages
- Typical toggle rates to 45 MHz
- Typical power dissipation of 130 mW
- Direct-coupled stages
- Available in cavity or molded DIP



#### absolute maximum ratings

Supply Voltage Input Voltage

7V 5.5V

300°C

Operating Temperature Range

DM7280, DM7281, DM7288 DM8280, DM8281, DM8288 -55°C to +125°C 0°C to +70°C -65°C to +150°C

Storage Temperature Range

Lead Temperature (Soldering, 10 sec)

#### electrical characteristics (Notes 1, 2)

CHARACTERISTICS		LIMITS			TEMP	Vcc	DATA	DATA	RESET	CLOCK	CLUCK	OUTPUTS
	MIN	TYP	MAX	UNITS	1	VCC	STROBE	INPUTS	VESE	1	2	OUTPUTS
"1" Output Voltage <sup>(3) (4)</sup>	2.6		· · ·	V	0°C	4.75V	0.8V	2.0V	2.0V		Output A	-200 μA
	2.8	ŀ	1	V	+25°C	5.0V	0.8V	2.0V	2.0V		Output A	-200 μA
	2.6			٧	+75°C	4.75V	0.8V	2.0V	2.0V		Output A	−200 µA
"0" Output Voltage <sup>(3) (5)</sup>			0.4	V	0°C	4.75V	V8.0	0.8∨	0.8∨		Output A	6.4 mA
		ļ	0.4	V	+25°C +75°C	5.0V 4.75V	0.8V 0.8V	0,8∨ ∨8.0	0.8V		Output A	6.4 mA
"0" Input Current	1	1	0.4	*	''3 C	4.75	0.50	0.67	0.8∨	ŀ	Output A	6.4 mA
Data Strobe	-0.1		-1.6	l _,	+25°C	5.25V	0.4∨					
Data Inputs	-0.1		-1.0	mA mA	+25°C	5.25V 5.25V	0.47	0.4V	ł			
Reset (DM8280, DM8281)	-0.1		-3.0	mA	+25°C	5.25V			0.4V			
Reset (DM8288)	-0.1	1	-2.8	mA	+25°C	5.25V			0.4V	1		
Clock <sub>1</sub> (DM8280, DM8281)	-0.1		-3.2	mA	+25°C	5.25V	ľ			0.4V		l
Clock <sub>1</sub> (DM8288) Clock <sub>2</sub> (DM8280)	-0.1 -0.1	İ	-1 6 -3.2	mA mA	+25°C +25°C	5.25V 5.25V			l	0.4V	0.4V	
Clock <sub>2</sub> (DM8281, DM8288)	-0.1		-1.6	mA	+25°C	5.25V					0.4V	
"1" Input Current				ĺ			ŀ					
Data Strobe			25	μΑ	+75°C	5.0V	4.5V				i	
Data Input	1	ł	25	μА	+75°C	5.0\/	.,	4.5V				
Reset (DM8280, DM8281)	ĺ	ŀ	75	μΑ	+75°C	5.0V			4.5V	l		l
Reset (DM8288) Clock <sub>1</sub>			50 75	μA μA	+75°C +75°C	5.0V 5.0V		}	4.5V	457	ļ	
Clock <sub>2</sub>			75	μA	+75°C	5.0V				4.5∨	4.5V	
Clock Mode Ton Delay				,		]					1.50	
Bit A			25	กร	+25°C	5.0V					i .	0.4.4
Bit B, C, D	1	ĺ	25	ns	+25°C	5.0V						6.4 mA
Clock Mode TOFF Delay	1											
Bit A			25	ns	+25°C	5.0V						6.4 mA
Bit B, C, D			25	ns	+25°C	5.0V						0.4 mA
Data/Strobe Ton Delay												
Bit A, B, C, D		ĺ	35	ns	+25°C	5.0∨						6.4 mA
	ĺ					0.01						0.41114
Data/Strobe T <sub>OFF</sub> Delay Bit A, B, C, D			45		+25°C	5.0V						
			45	ns								6.4 mA
Toggle Rate	20	45 35		MHz	+25°C	5.0V						6.4 mA
		35		MHz	+25°C	5.0∨						6.4 mA
Clock Mode Switching Test <sup>(6)</sup>	1		∞	ns	+25°C	5.0V				Pulse	Pulse	
Output Fall Time			50	nΑ	+25°C	4.75∨						100 pF
Power Consumption		130	194	mW	+25°C	5.25V			ov	0\	0V	
Input Voltage Rating												
Data Strobe	5.5			v	+25°C	5.0V	10 mA		'			
Data Inputs	5.5			v	+25°C	5.0V		10 mA				
Reset	5.5			V	+25°C	5.0∨			10 mA			
Output Short Circuit												
Current	10		-60	mA	+25°C	5.0∨	0V				ov	
Input Capacitance			3.0	ρF	+25°C	5.0∨						
Strobe Memory Holding				l								
Time with "1" to "0"		17	35	ns	+25°C	5.0V		0.8∨	2.0V	2.0V	Output A	
Clock or Output							1					
Transition												
With no "1" to "0" Clock or Output		17	35	ns	+25°C	5.0V		2.0V	2.0V	2.0V	Output A	
Transition											j	
	ا ء ا			[	25°C	E 0\/		0.004	201	2011		
Strobe Pulse Width	25			ns	+25°C	5.0V		∨8.0	2.0V	2.0V	Output A	
Reset Pulse Width	30			ns	+25°C	5.0V	2.0V	0.8∨		2.0V	Output A	

Note 1: All voltage and capacitance measurements are referenced to the ground terminal. Terminals

that are not specifically referenced are left electrically open.

Note 2: Positive current flow is defined as the current into the referenced terminal.

Note 3: Measurements of each output and the associated data input apply independently.

Note 4: Output source current is supplied through a resistor to ground.

Note 5: Output sink current is supplied through a resistor to VCC.

Note 6: The unit will tolerate any fall time on the clock due to the DC design.



### general description (cont.)

The DM7280/DM8280 counter operates as a divide-by-two and divide-by-five counter with no external connections. When the A output is connected to the Clock 2 input, it counts in the familiar BCD mode. The bi-quinary mode is obtained by connecting the D output to the Clock 1 input while applying the clock to the Clock 2 input. This produces a square-wave output at f/10 on the A output that is particularly useful in frequency synthesizers.

The DM7281/DM8281 is a 2,2,4,8 counter when operated with two clock inputs and no external connections. It is a 2,4,8,16 counter when the A output is connected to the Clock 2 input. Thus, it may be used as a divide-by-two, -eight, or -sixteen counter.


The DM7288/DM8288 consists of divide-by-two and divide-by-six counters. For divide-by-twelve operation, output A is connected to the Clock 2 input.

Counting is performed on the negative-going edge of the clock pulse in all three types. The divide-by-two stages may be toggled at up to 45 MHz, typical, approximately twice the maximum frequency of the Clock 2 input.

All three have parallel inputs which may be used to set the corresponding outputs to desired states. The parallel input logic levels are transferred to the outputs when the strobe line is placed at the logical "0" level. A "0" on the reset line will place all four outputs in the "0" state.

The register-storage function can be obtained by using the strobed parallel-entry capability. Data to be stored is entered by the method indicated above and retained on the outputs holding both clock inputs at logical "1" (V<sub>CC</sub>). The register may be reloaded with a new parallel entry and strobe operation or cleared by the reset line.

#### connection diagram (Flat Package)



DM7280/DM8280, DM7281/DM8281, DM7288/DM8288 (Not applicable to DM54176W or DM54177W)