



Integrated Device Technology, Inc.

# FAST CMOS 16-BIT BUS TRANSCEIVER/REGISTERS

IDT54/74FCT16652T/AT/CT/ET  
IDT54/74FCT162652T/AT/CT/ET

## FEATURES:

- **Common features:**
  - 0.5 MICRON CMOS Technology
  - **High-speed, low-power CMOS replacement for ABT functions**
  - **Typical  $t_{sk(o)}$  (Output Skew) < 250ps**
  - **Low input and output leakage  $\leq 1\mu A$  (max.)**
  - ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
  - Packages include 25 mil pitch SSOP, 19.6 mil pitch TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack
  - Extended commercial range of -40°C to +85°C
  - $V_{CC} = 5V \pm 10\%$
- **Features for FCT16652T/AT/CT/ET:**
  - High drive outputs (-32mA IOH, 64mA IOL)
  - Power off disable outputs permit "live insertion"
  - Typical VOLP (Output Ground Bounce) < 1.0V at  $V_{CC} = 5V, T_A = 25^\circ C$
- **Features for FCT162652T/AT/CT/ET:**
  - Balanced Output Drivers:  $\pm 24mA$  (commercial),  $\pm 16mA$  (military)
  - Reduced system switching noise
  - Typical VOLP (Output Ground Bounce) < 0.6V at  $V_{CC} = 5V, T_A = 25^\circ C$

## DESCRIPTION:

The FCT16652T/AT/CT/ET and FCT162652T/AT/CT/ET 16-bit registered transceivers are built using advanced dual metal CMOS technology. These high-speed, low-power de-

vices are organized as two independent 8-bit bus transceivers with 3-state D-type registers. For example, the xOEAB and xOEBA signals control the transceiver functions.



The xSAB and xSBA control pins are provided to select either real time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real time data. A LOW input level selects real-time data and a HIGH level selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D-flip-flops by LOW-to-HIGH transitions at the appropriate clock pins (xCLKAB or xCLKBA), regardless of the select or enable control pins. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The FCT16652T/AT/CT/ET are ideally suited for driving high capacitance loads and low-impedance backplanes. The output buffers are designed with power off disable capability to allow "live insertion" of boards when used as backplane drivers.

The FCT162652T/AT/CT/ET have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The FCT162652T/AT/CT/ET are plug-in replacements for the FCT16652T/AT/CT/ET and ABT16652 for on-board bus interface applications.

## FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**MILITARY AND INDUSTRIAL TEMPERATURE RANGE**

**FEBRUARY 1997**


©1997 Integrated Device Technology, Inc.

5.15

DSC-2549/8


For the latest information regarding this part, please contact IDT's web site at <http://www.idt.com> or fax-on-demand service at (US)1-800-9-IDT-FAX / (International) 408-492-8391.

**PIN CONFIGURATIONS**



**SSOP/  
TSSOP/TVSOP  
TOP VIEW**

2549 drw 03



**CERPACK  
TOP VIEW**

2549 drw 04

## PIN DESCRIPTION

Pin Names	Description
xAx	Data Register A Inputs Data Register B Outputs
xBx	Data Register B Inputs Data Register A Outputs
xCLKAB, xCLKBA	Clock Pulse Inputs
xSAB, xSBA	Output Data Source Select Inputs
xOEAB, xOEBA	Output Enable Inputs

2549 tbl 01

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter(1)	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6.0	pF
CI/O	I/O Capacitance	VOU = 0V	5.5	8.0	pF

2549 Ink 02

### NOTE:

1. This parameter is measured at characterization but not tested.

## FUNCTION TABLE<sup>(2)</sup>

Inputs						Data I/O <sup>(1)</sup>		Operation or Function
xOEAB	xOEBA	xCLKAB	xCLKBA	xSAB	xSBA	xAx	xBx	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X			Store A and B Data
X	H	↑	H or L	X	X	Input	Unspecified <sup>(1)</sup>	Store A, Hold B
H	H	↑	↑	X <sup>(2)</sup>	X	Input	Output	Store A in Both Registers
L	X	H or L	↑	X	X	Unspecified <sup>(1)</sup>	Input	Hold A, Store B
L	L	↑	↑	X	X <sup>(2)</sup>	Output	Input	Store B in both Registers
L	L	X	X	X	L	Output	Input	Real Time B Data to A Bus
L	L	X	H or L	X	H			Stored B Data to A Bus
H	H	X	X	L	X	Input	Output	Real Time A Data to B Bus
H	H	H or L	X	H	X			Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus

2549 tbl 03

### NOTES:

1. The data output functions may be enabled or disabled by various signals at the xOEAB or xOEBA inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clocks inputs.
2. Select control = L: clocks can occur simultaneously.  
Select control = H: clocks must be staggered to load both registers.
3. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't care  
↑ = LOW-to-HIGH Transition


## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to VCC +0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-60 to +120	mA

2549 Ink 04

### NOTES:


1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. All device terminals except FCT162XXXT Output and I/O terminals.
3. Output and I/O terminals for FCT162XXXT.



2549 drw 05

xOEAB	$\overline{xOEBA}$	xCLKAB	xCLKBA	xSAB	xSBA
L	L	X	X	X	L


**REAL-TIME TRANSFER  
BUS B TO A**



2549 drw 06

xOEAB	$\overline{xOEBA}$	xCLKAB	xCLKBA	xSAB	xSBA
H	H	X	X	L	X


**REAL-TIME TRANSFER  
BUS A TO B**



2549 drw 07

xOEAB	$\overline{xOEBA}$	xCLKAB	xCLKBA	xSAB	xSBA
X	H	↑	X	X	X
L	X	X	↑	X	X
L	H	↑	↑	X	X

**STORAGE FROM  
A AND/OR B**



2549 drw 08

xOEAB	$\overline{xOEBA}$	xCLKAB	xCLKBA	xSAB	xSBA
H	L	H or L	H or L	H	H

**TRANSFER STORED  
DATA TO A AND/OR B**

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, VCC = 5.0V ±10%; Military: TA = -55°C to +125°C, VCC = 5.0V ±10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
I <sub>IH</sub>	Input HIGH Current (Input pins) <sup>(5)</sup>	V <sub>CC</sub> = Max.	Vi = V <sub>CC</sub>	—	—	±1	μA
	Input HIGH Current (I/O pins) <sup>(5)</sup>		—	—	±1		
I <sub>IL</sub>	Input LOW Current (Input pins) <sup>(5)</sup>	V <sub>CC</sub> = Max.	Vi = GND	—	—	±1	μA
	Input LOW Current (I/O pins) <sup>(5)</sup>		—	—	±1		
I <sub>OZH</sub>	High Impedance Output Current (3-State Output pins) <sup>(5)</sup>	V <sub>CC</sub> = Max.	Vo = 2.7V	—	—	±1	μA
I <sub>OZL</sub>			Vo = 0.5V	—	—	±1	
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
I <sub>OS</sub>	Short Circuit Current	V <sub>CC</sub> = Max., Vo = GND <sup>(3)</sup>		-80	-140	-250	mA
V <sub>H</sub>	Input Hysteresis	—		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND or V <sub>CC</sub>		—	5	500	μA

2549 Ink 05

## OUTPUT DRIVE CHARACTERISTICS FOR FCT16652T

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>O</sub>	Output Drive Current	V <sub>CC</sub> = Max., Vo = 2.5V <sup>(3)</sup>		-50	—	-180	mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -3mA	2.5	3.5	—	V
			I <sub>OH</sub> = -12mA MIL. I <sub>OH</sub> = -15mA COM'L.	2.4	3.5	—	V
			I <sub>OH</sub> = -24mA MIL. I <sub>OH</sub> = -32mA COM'L. <sup>(4)</sup>	2.0	3.0	—	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 48mA MIL. I <sub>OL</sub> = 64mA COM'L.	—	0.2	0.55	V
I <sub>OFF</sub>	Input/Output Power Off Leakage <sup>(5)</sup>	V <sub>CC</sub> = 0V, V <sub>IN</sub> or Vo ≤ 4.5V		—	—	±1	μA

2549 Ink 06

## OUTPUT DRIVE CHARACTERISTICS FOR FCT162652T

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>ODL</sub>	Output LOW Current	V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V <sup>(3)</sup>		60	115	200	mA
I <sub>ODH</sub>	Output HIGH Current	V <sub>CC</sub> = 5V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>OUT</sub> = 1.5V <sup>(3)</sup>		-60	-115	-200	mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -16mA MIL. I <sub>OH</sub> = -24mA COM'L.	2.4	3.3	—	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 16mA MIL. I <sub>OL</sub> = 24mA COM'L.	—	0.3	0.55	V

2549 Ink 07

### NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.
- The test limit for this parameter is ±5μA at TA = -55°C.

## POWER SUPPLY CHARACTERISTICS

	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $xOEAB = \overline{xOEBA} = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	75	120	$\mu\text{A}/\text{MHz}$
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ (xCLKBA) 50% Duty Cycle $xOEAB = \overline{xOEBA} = \text{GND}$ One Bit Toggling $f_i = 5\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	0.8	1.7	mA
		$xOEAB = \overline{xOEBA} = \text{GND}$ One Bit Toggling $f_i = 5\text{MHz}$ 50% Duty Cycle	$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	1.3	3.2	
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ (xCLKBA) 50% Duty Cycle $xOEAB = \overline{xOEBA} = \text{GND}$ Sixteen Bits Toggling $f_i = 2.5\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	3.8	6.5 <sup>(5)</sup>	
		$xOEAB = \overline{xOEBA} = \text{GND}$ Sixteen Bits Toggling $f_i = 2.5\text{MHz}$ 50% Duty Cycle	$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	8.3	20.0 <sup>(5)</sup>	

2549 tbl 08

### NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ\text{C}$  ambient.
- Per TTL driven input ( $V_{IN} = 3.4V$ ). All other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$   
 $I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP} / 2 + f_i N_i)$   
 $I_{CC} = \text{Quiescent Current} (I_{CCL}, I_{CCH} \text{ and } I_{CCZ})$   
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input} (V_{IN} = 3.4V)$   
 $D_H = \text{Duty Cycle for TTL Inputs High}$   
 $N_T = \text{Number of TTL Inputs at } D_H$   
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$   
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$   
 $N_{CP} = \text{Number of Clock Inputs at } f_{CP}$   
 $f_i = \text{Input Frequency}$   
 $N_i = \text{Number of Inputs at } f_i$

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16652T/162652T				FCT16652AT/162652AT				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
tPLH tPHL	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns
tPZH tPZL	Output Enable Time xOEAB or xOEBA to Bus		2.0	14.0	2.0	15.0	2.0	9.8	2.0	10.5	ns
tPHZ tPLZ	Output Disable Time xOEAB or xOEBA to Bus		2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns
tPLH tPHL	Propagation Delay Clock to Bus		2.0	9.0	2.0	10.0	2.0	6.3	2.0	7.0	ns
tPLH tPHL	Propagation Delay xSBA or xSAB to Bus		2.0	11.0	2.0	12.0	2.0	7.7	2.0	8.4	ns
tsu	Set-up Time HIGH or LOW Bus to Clock		4.0	—	4.5	—	2.0	—	2.0	—	ns
th	Hold Time HIGH or LOW Bus to Clock		2.0	—	2.0	—	1.5	—	1.5	—	ns
tw	Clock Pulse Width HIGH or LOW		6.0	—	6.0	—	5.0	—	5.0	—	ns
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	0.5	ns

2549 tbl 09

Symbol	Parameter	Condition <sup>(1)</sup>	FCT16652CT/162652CT				FCT16652ET/162652ET				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
tPLH tPHL	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	1.5	5.4	1.5	6.0	1.5	3.8	—	—	ns
tPZH tPZL	Output Enable Time xOEAB or xOEBA to Bus		1.5	7.8	1.5	8.9	1.5	4.8	—	—	ns
tPHZ tPLZ	Output Disable Time xOEAB or xOEBA to Bus		1.5	6.3	1.5	7.7	1.5	4.0	—	—	ns
tPLH tPHL	Propagation Delay Clock to Bus		1.5	5.7	1.5	6.3	1.5	3.8	—	—	ns
tPLH tPHL	Propagation Delay xSBA or xSAB to Bus		1.5	6.2	1.5	7.0	1.5	4.2	—	—	ns
tsu	Set-up Time HIGH or LOW Bus to Clock		2.0	—	2.0	—	2.0	—	—	—	ns
th	Hold Time HIGH or LOW Bus to Clock		1.5	—	1.5	—	0.0	—	—	—	ns
tw	Clock Pulse Width HIGH or LOW		5.0	—	5.0	—	3.0 <sup>(4)</sup>	—	—	—	ns
tsk(o)	Output Skew <sup>(3)</sup>		—	0.5	—	0.5	—	0.5	—	—	ns


2549 tbl 10

**NOTES:**

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This limit is guaranteed but not tested.

## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



2549 drw 05

### SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


2549 Ink 07

#### DEFINITIONS:

CL= Load capacitance: includes jig and probe capacitance.


RT= Termination resistance: should be equal to ZOUT of the Pulse Generator.

### SET-UP, HOLD AND RELEASE TIMES




2549 drw 06

### PULSE WIDTH




2549 drw 07

### PROPAGATION DELAY



2549 drw 08

### ENABLE AND DISABLE TIMES



2549 drw 09


#### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $t_f \leq 2.5\text{ns}$ ;  $t_r \leq 2.5\text{ns}$



## ORDERING INFORMATION

IDT XX FCT XXXX X X  
 Temperature Range Device Type Package Process



2549 drw 14