





# 4-Bit Bistable Latch

ELECTRICALLY TESTED PER:  
MIL-M-38510/31604


The 54LS375 is a 4-bit D-Type Latch for use as temporary storage for binary information between processing limits and input/output or indicator units. When the Enable (E) is HIGH, information present at the D input will be transferred to the Q output and, if E is HIGH, the Q output will follow the input. When E goes LOW, the information present at the D input prior to its setup time will be retained at the Q outputs.



LOGIC SYMBOL



CONNECTION DIAGRAM



Pin Names	Loading (Note a)	
	HIGH	LOW
D <sub>1</sub> -D <sub>2</sub>	0.5 U.L.	0.25 U.L.
E <sub>0</sub> -E <sub>1</sub>	2.0 U.L.	1.0 U.L.
E <sub>2</sub> -E <sub>3</sub>	2.0 U.L.	1.0 U.L.
Q <sub>1</sub> -Q <sub>4</sub>	10 U.L.	5(2.5) U.L.
$\bar{Q}_1$ - $\bar{Q}_4$	10 U.L.	5(2.5) U.L.

**NOTES:**  
a. One TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.  
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for commercial (74) Temperature Ranges.

## Military 54LS375



AVAILABLE AS:

- 1) JAN: JM38510/31604BXA
- 2) SMD: N/A
- 3) 883: 54LS375/BXAJC

X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2

THE LETTER "M" APPEARS BEFORE THE / ON LCC.

### PIN ASSIGNMENTS

FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
D <sub>1</sub>	1	1	2	VCC
$\bar{Q}_1$	2	2	3	OPEN
Q <sub>1</sub>	3	3	4	VCC
E <sub>1-2</sub>	4	4	5	VCC
Q <sub>2</sub>	5	5	7	VCC
$\bar{Q}_2$	6	6	8	OPEN
D <sub>2</sub>	7	7	9	VCC
GND	8	8	10	GND
D <sub>3</sub>	9	9	12	VCC
$\bar{Q}_3$	10	10	13	OPEN
Q <sub>3</sub>	11	11	14	VCC
E <sub>3-4</sub>	12	12	15	VCC
Q <sub>4</sub>	13	13	17	VCC
$\bar{Q}_4$	14	14	18	OPEN
D <sub>4</sub>	15	15	19	VCC
VCC	16	16	20	VCC


BURN-IN CONDITIONS:  
VCC = 5.0 V MIN/6.0 V MAX

### TRUTH TABLE (Each Latch)


$t_n$	$t_n + 1$
D	Q
H	H
L	L

$t_n$  = Bit time before enable negative-going transition  
 $t_n + 1$  = Bit time after enable negative-going transition.

SWITCHING TEST CIRCUIT



SETUP AND HOLD WAVEFORMS



REFERENCE NOTES ON PAGE 5-394

5

## 54LS375

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
$V_{OH}$	Logical "1" Output Voltage	2.5		2.5		2.5		V	$V_{CC} = 4.5\text{ V}$ , $I_{OH} = -0.4\text{ mA}$ , $V_{IH} = 2.0\text{ V}$ or $0.7\text{ V}$ per truth table, Enable = (See Note 7).
$V_{OL}$	Logical "0" Output Voltage		0.4		0.4		0.4	V	$V_{CC} = 4.5\text{ V}$ , $I_{OL} = 4.0\text{ mA}$ , $V_{IL} = 0.7\text{ V}$ or $2.0\text{ V}$ per truth table, Enable = (See Note 7).
$V_{IC}$	Input Clamping Voltage		- 1.5					V	$V_{CC} = 4.5\text{ V}$ , $I_{IN} = -18\text{ mA}$ , other inputs are open.
$I_{IH}$	Logical "1" Input Current (D inputs)		20		20		20	$\mu\text{A}$	$V_{CC} = 5.5\text{ V}$ , $V_{IH} = 2.7\text{ V}$ , other input is open.
$I_{IHH}$	Logical "1" Input Current ( $E_n$ inputs)		80		80		80	$\mu\text{A}$	$V_{CC} = 5.5\text{ V}$ , $V_{IH} = \text{GND}$ , $V_{IN}(E_n) = 2.7\text{ V}$ .
$I_{IH}$	Logical "1" Input Current (D inputs)		100		100		100	$\mu\text{A}$	$V_{CC} = 5.5\text{ V}$ , $V_{IH} = 5.5\text{ V}$ , $V_{IN}(E_n) = \text{GND}$ .
$I_{IHH}$	Logical "1" Input Current ( $E_n$ inputs)		400		400		400	$\mu\text{A}$	$V_{CC} = 5.5\text{ V}$ , $V_{IH} = \text{GND}$ , $V_{IN}(E_n) = 5.5\text{ V}$ .
$I_{IL}$	Logical "0" Input Current (D inputs)	- 0.16	- 0.4	- 0.16	- 0.4	- 0.16	- 0.4	mA	$V_{CC} = 5.5\text{ V}$ , $V_{IL} = 0.4\text{ V}$ , $V_{IN}(E_n) = 4.5\text{ V}$ .
$I_{IL}$	Logical "0" Input Current ( $E_n$ inputs)	- 0.64	- 1.6	- 0.64	- 1.6	- 0.64	- 1.6	mA	$V_{CC} = 5.5\text{ V}$ , $V_{IN}(E_n) = 0.4\text{ V}$ , other input = $4.5\text{ V}$ .
$I_{OS}$	Output Short Circuit Current	- 15	- 100	- 15	- 100	- 15	- 100	mA	$V_{CC} = 5.5\text{ V}$ , $V_{IN}(E_n) = 4.5\text{ V}$ , other input = GND.
$I_{CC}$	Power Supply Current		12		12		12	mA	$V_{CC} = 5.5\text{ V}$ , $V_{IN} = 0\text{ V}$ (all inputs).
$V_{IH}$	Logical "1" Input Voltage	2.0		2.0		2.0		V	$V_{CC} = 4.5\text{ V}$ .
$V_{IL}$	Logical "0" Input Voltage		0.7		0.7		0.7	V	$V_{CC} = 4.5\text{ V}$ .
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with $V_{CC} = 5.0\text{ V}$ , $V_{INL} = 0.4\text{ V}$ , and $V_{INH} = 2.5\text{ V}$ .

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
Switching Parameters:		Min	Max	Min	Max	Min	Max		
t <sub>PHL1</sub> t <sub>PHL1</sub>	Propagation Delay Data-Output Data to Q	3.0 —	22 17	3.0 —	29 24	3.0 —	29 24	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.
t <sub>PLH1</sub> t <sub>PLH1</sub>	Propagation Delay Data-Output Data to Q	3.0 —	32 27	3.0 —	42 37	3.0 —	42 37	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.
t <sub>PHL2</sub> t <sub>PHL2</sub>	Propagation Delay Data-Output Data to $\bar{Q}$	3.0 —	20 15	3.0 —	26 21	3.0 —	26 21	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.
t <sub>PLH2</sub> t <sub>PLH2</sub>	Propagation Delay Data-Output Data to $\bar{Q}$	3.0 —	25 20	3.0 —	32 27	3.0 —	32 27	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.
t <sub>PHL3</sub> t <sub>PHL3</sub>	Propagation Delay Data-Output Enable to Q	3.0 —	30 25	3.0 —	39 34	3.0 —	39 34	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.
t <sub>PLH3</sub> t <sub>PLH3</sub>	Propagation Delay Data-Output Enable to Q	3.0 —	32 27	3.0 —	42 37	3.0 —	42 37	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.
t <sub>PHL4</sub> t <sub>PHL4</sub>	Propagation Delay Data-Output Enable to $\bar{Q}$	3.0 —	20 15	3.0 —	26 21	3.0 —	26 21	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.
t <sub>PLH4</sub> t <sub>PLH4</sub>	Propagation Delay Data-Output Enable to $\bar{Q}$	3.0 —	35 30	3.0 —	46 41	3.0 —	46 41	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.
V <sub>SUH</sub>	Logical "1" Setup Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.
V <sub>SUL</sub>	Logical "0" Setup Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.

**NOTES:**

- The D input pulse generator has the following characteristics: V<sub>GEN</sub> = 3.0 V, t<sub>r</sub> ≤ 15 ns, t<sub>f</sub> ≤ 6.0 ns, t<sub>p</sub> = 30 ns and Z<sub>OUT</sub> = 50 Ω except when measuring V<sub>SETUP</sub>.
- The enable pulse generator is identical to the D input pulse generator.
- C<sub>L</sub> = 50 pF ± 10%, which includes probe and jig capacitance.
- R<sub>L</sub> = 2.0 kΩ ± 5%.
- All diodes are 1N3064 or equivalent.
- V<sub>SETUP</sub> is to be measured 500 ns minimum after input transition to assure that the device has latched with minimum setup and maximum hold conditions applied to inputs.
- Apply 0.0 V/3.0 V - 5.0 V/0.0 V momentary pulse 500 ns minimum prior to making test.
- For all t<sub>PLH</sub> and V<sub>SUH</sub> tests, preset output into the ZERO states prior to making test.
- For all t<sub>PHL</sub> and V<sub>SUL</sub> tests, preset output into the ONE states prior to making test.
- The limits specified for C<sub>L</sub> = 15 pF are guaranteed but not tested.