



CYPRESS SEMICONDUCTOR

CY7B135

T-46-23-12

PRELIMINARY

CY7B1342

CYPRESS SEMICONDUCTOR 4K x 8 Dual-Port Static RAMs and 4K x 8 Dual-Port Static RAM with Semaphores

Features

- 0.8-micron BiCMOS for high performance
- High-speed access
 - 20 ns (commercial)
 - 25 ns (military)
- Automatic power-down
- Fully asynchronous operation
- 7B1342 includes semaphores
- 7B134 available in 48-pin DIP, 48-pin LCC
- 7B135/7B1342 available in 52-pin LCC/PLCC

Functional Description


The CY7B134, CY7B135, and CY7B1342 are high-speed BiCMOS 4K x 8 dual-port static RAMs. The CY7B1342 includes semaphores that provide a means to allocate portions of the dual-port RAM or any shared resource. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. Application areas include inter-processor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: chip enable (CE), read or write enable (R/W), and output enable (OE). The CY7B134/135 are suited for those systems

that do not require on-chip arbitration or are intolerant of wait states. Therefore, the user must be aware that simultaneous access to a location is possible. Semaphores are offered on the CY7B1342 to assist in arbitrating between ports. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip enable (CE) pin or SEM pin (CY7B1342 only).

The CY7B134 is available in 48-pin DIP and 48-pin LCC. The CY7B135 and CY7B1342 are available in 52-pin LCC/PLCC.

Logic Block Diagram





Selection Guide



		7B134-20 7B135-20 7B1342-20	7B134-25 7B135-25 7B1342-25	7B134-35 7B135-35 7B1342-35
Maximum Access Time (ns)		20	25	35
Maximum Operating Current (mA)	Commercial	240	220	210
	Military		280	250
Maximum Standby Current (mA)	Commercial	80	75	70
	Military		80	75



Pin Configurations



SRAMS



Pin Definitions

Left Port	Right Port	Description
A _{0L} -11L	A _{0R} -11R	Address Lines
CE _L	CE _R	Chip Enable
OE _L	OE _R	Output Enable
R/W _L	R/W _R	Read/Write Enable
SEM _L (CY7B1342 only)	SEM _R (CY7B1342 only)	Semaphore Enable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines will determine which semaphore to write or read. The I/O ₀ pin is used when writing to a semaphore. Semaphores are requested by writing a 0 into the respective location.



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature - 65°C to +150°C
 Ambient Temperature with Power Applied - 55°C to +125°C
 Supply Voltage to Ground Potential (Pin 48 to Pin 24) - 0.5V to +7.0V
 DC Voltage Applied to Outputs in High Z State - 0.5V to +7.0V
 DC Input Voltage^[1] - 3.0V to +7.0V

Static Discharge Voltage > 2001V (per MIL-STD-883, Method 3015)
 Latch-Up Current > 200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%
Military ^[2]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range^[3]

Parameter	Description	Test Conditions	7B134-20 7B135-20 7B1342-20		7B134-25 7B135-25 7B1342-25		7B134-35 7B135-35 7B1342-35		Units
			Min.	Max.	Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 4.0 mA		0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage		2.2		2.2		2.2		V
V _{IL}	Input LOW Voltage			0.8		0.8		0.8	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}	-10	+10	-10	+10	-10	+10	µA
I _{OZ}	Output Leakage Current	Outputs Disabled, GND ≤ V _O ≤ V _{CC}	-10	+10	-10	+10	-10	+10	µA
I _{CC}	Operating Current	V _{CC} = Max., I _{OUT} = 0 mA	Com'l	240		220		210	mA
			Mil			280		250	
I _{SB1}	Standby Current (Both Ports TTL Levels)	CE _L and CE _R ≥ V _{IH} , f = f _{MAX} ^[4]	Com'l	80		75		70	mA
			Mil			80		75	
I _{SB2}	Standby Current (One Port TTL Level)	CE _L and CE _R ≥ V _{IH} , f = f _{MAX} ^[4]	Com'l	150		140		130	mA
			Mil			180		160	
I _{SB3}	Standby Current (Both Ports CMOS Levels)	Both Ports CE and CE _R ≥ V _{CC} - 0.2V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V, f = 0 ^[4]	Com'l	15		15		15	mA
			Mil			30		30	
I _{SB4}	Standby Current (One Port CMOS Level)	One Port CE _L or CE _R ≥ V _{CC} - 0.2V, V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≤ 0.2V, Active Port Outputs, f = f _{MAX} ^[4]	Com'l	130		120		110	mA
			Mil			150		130	

Capacitance^[5]

Parameters	Description	Test Conditions	Max. ^[6]	Units
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	10	pF
C _{OUT}	Output Capacitance		10	pF


Notes:

1. Pulse width < 20 ns.
2. T_A is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. f_{MAX} = 1/trc = All inputs cycling at f = 1/trc (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I_{SB3}.
5. Tested initially and after any design or process changes that may affect these parameters.
6. For all packages except DIP and cerDIP (D26, P25), which have maximums of C_{IN} = 15 pF, C_{OUT} = 15 pF.




AC Test Loads and Waveforms

T-46-23-12




(a) Normal Load (Load 1)

1342-6



(b) Thevenin Equivalent (Load 1)

1342-7




(c) Three-State Delay (Load 3)

1342-8



SRAMS



1342-9

Switching Characteristics Over the Operating Range^[7,8]

Parameters	Description	7B134-20 7B135-20 7B1342-20		7B134-25 7B135-25 7B1342-25		7B134-35 7B135-35 7B1342-35		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t _{RC}	Read Cycle Time	20		25		35		ns
t _{AA}	Address to Data Valid		20		25		35	ns
t _{OHA}	Output Hold From Address Change	3		3		3		ns
t _{ACE}	\overline{CE} LOW to Data Valid		20		25		35	ns
t _{DOE}	\overline{OE} LOW to Data Valid		13		15		20	ns
t _{LZOE} ^[9]	\overline{OE} Low to Low Z	3		3		3		ns
t _{HZOE} ^[9]	\overline{OE} HIGH to High Z		13		15		20	ns
t _{LZCE} ^[9]	\overline{CE} LOW to Low Z	3		3		3		ns
t _{HZCE} ^[9]	\overline{CE} HIGH to High Z		13		15		20	ns
t _{PU}	\overline{CE} LOW to Power Up	0		0		0		ns
t _{PD}	\overline{CE} HIGH to Power Down		20		25		35	ns
WRITE CYCLE								
t _{WC}	Write Cycle Time	20		25		35		ns
t _{SCE}	\overline{CE} LOW to Write End	15		20		30		ns
t _{AW}	Address Set-Up to Write End	15		20		30		ns
t _{HA}	Address Hold From Write End	2		2		2		ns
t _{SA}	Address Setup to Write Start	0		0		0		ns
t _{PWE}	Write Pulse Width	15		20		25		ns
t _{SD}	Data Set-up to Write End	13		15		15		ns
t _{HD}	Data Hold From Write End	0		0		0		ns
t _{HZWE} ^[9]	R/ \overline{W} LOW to High Z		13		15		20	ns
t _{LZWE} ^[9]	R/ \overline{W} HIGH to Low Z	3		3		3		ns




Switching Characteristics Over the Operating Range^[7,8] (continued)

Parameters	Description	7B134-20		7B134-25		7B134-35		Units
		7B135-20	7B1342-20	7B135-25	7B1342-25	7B135-35	7B1342-35	
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE (continued)								
$t_{WDD}^{[10]}$	Write Pulse to Data Delay		40		50		60	ns
$t_{DDD}^{[10]}$	Write Data Valid to Read Data Valid		30		30		35	ns
SEMAPHORETIMING^[11]								
t_{SOP}	SEM Flag Update Pulse (\overline{OE} or \overline{SEM})	10		10		15		ns
t_{SWRD}	SEM Flag Write to Read Time	5		5		5		ns
t_{SPS}	SEM Flag Contention Window	5		5		5		ns

- Notes:
- See the last page of this specification for Group A subgroup testing information.
 - Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance
 - Test conditions used are Load 3.
 - For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Port-to-Port Delay waveform.
 - Semaphore timing applies only to CY7B1342.
 - R/W is HIGH for read cycle.
 - Device is continuously selected, $\overline{CE} = V_{IL}$ and $\overline{OE} = V_{IL}$.
 - Address valid prior to or coincident with \overline{CE} transition LOW.


Switching Waveforms

Read Cycle No. 1^[12,13]



1342-10

Read Cycle No. 2^[12,14]




1342-11



PRELIMINARY

Switching Waveforms


Read Timing with Port-to-Port Delay^[15]



1342-12



Write Cycle No. 1: \bar{OE} Tri-States Data I/Os (Either Port)^[16,17,18]



1342-13

Note:

- 15. $\bar{CE}_L = \bar{CE}_R = \text{LOW}$; R/ $\bar{W}_L = \text{HIGH}$
- 16. The internal write time of the memory is defined by the overlap of \bar{CE} or SEM LOW and R/ \bar{W} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 17. R/ \bar{W} must be HIGH during all address transactions.
- 18. If \bar{OE} is LOW during a R/ \bar{W} controlled write cycle, the write pulse width must be the larger of t_{PWE} or $(t_{HZWE} + t_{SD})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{SD} . If \bar{OE} is HIGH during a R/ \bar{W} controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified t_{PWE} .
- 19. SEM only applies to CY7B1342




PRELIMINARY

Switching Waveforms (continued)


T-46-23-12

Write Cycle No. 2: R/W Tri-States Data I/Os (Either Port)^[17,20]



1342-14

Semaphore Read After Write Timing, Either Side (CY7B1342 only)^[21]



1342-15

Notes

- 20. Data I/O pins enter high-impedance when \overline{OE} is held LOW during write.
- 21. \overline{CE} = HIGH for the duration of the above timing (both write and read cycle).




PRELIMINARY

CY7B134
CY7B135
CY7B1342

Switching Waveforms (continued)

T-46-23-12

Timing Diagram of Semaphore Contention (CY7B1342 only)[22,23,24]



1342-16

- Notes:
- 22. $I/O_{0R} = I/O_{0L} = \text{LOW}$ (request semaphore); $\overline{CE}_R = \overline{CE}_L = \text{HIGH}$
 - 23. Semaphores are reset (available to both ports) at cycle start.
 - 24. If t_{SPS} is violated, it is guaranteed that only one side will gain access to the semaphore.



T-46-23-12

CYPRESS SEMICONDUCTOR
PRELIMINARYCY7B134
CY7B135
CY7B1342

Architecture

The CY7B134 and CY7B135 consist of an array of 4K words of 8 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). Two semaphore control pins exist for the CY7B1342 (SEM_{L/R}).

Functional Description

Write Operation

Data must be set up for a duration of t_{SD} before the rising edge of R/W in order to guarantee a valid write. Since there is no on-chip arbitration, the user must be sure that a specific location will not be accessed simultaneously by both ports or erroneous data could result. A write operation is controlled by either the OE pin (see Write Cycle No. 1 timing diagram) or the R/W pin (see Write Cycle No. 2 timing diagram). Data can be written t_{HZOE} after the OE is deasserted or t_{HZWE} after the falling edge of R/W. Required inputs for write operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read the same location, a port-to-port flowthrough delay is met before the data is valid on the output. Data will be valid on the port wishing to read the location t_{DD} after the data is presented on the writing port.

Read Operation

When reading the device, the user must assert both the OE and CE pins. Data will be available t_{ACE} after CE or t_{DOE} after OE are asserted. If the user of the CY7B1342 wishes to access a semaphore, the SEM pin must be asserted instead of the CE pin. Required inputs for read operations are summarized in Table 1.

Semaphore Operation

The CY7B1342 provides eight semaphore latches which are separate from the dual port memory locations. Semaphores are used to reserve resources which are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t_{SDP} before attempting to read the semaphore. The semaphore value will be available $t_{SWRD} + t_{DOE}$ after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control over the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting SEM LOW. The SEM pin functions as a chip enable for the semaphore latches. CE must remain HIGH during SEM LOW. A₀₋₂ represents the semaphore address. OE and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only I/O₀ is used. If a 0 is written to the left port of an unused semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing a zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore. Table 2 shows sample semaphore operations.

When reading a semaphore, all eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports request a semaphore control by writing a 0 to a semaphore within t_{SPS} of each other, it is guaranteed that only one side will gain access to the semaphore.

Table 1. Non-contending Read/Write

Inputs				Outputs	Operation
CE	R/W	OE	SEM	I/O ₀ - I/O ₇	
H	X	X	H	High Z	Power-Down
H	H	L	L	Data Out	Read Data Semaphore
X	X	H	X	High Z	I/O Lines Disabled
H	⎓	X	L	Data In	Write to Semaphore
L	H	L	H	Data Out	Read
L	L	X	H	Data In	Write
L	X	X	L		Illegal Condition

Table 2. Semaphore Operation Example

Function	I/O ₀ Left	I/O ₀ Right	Status
No Action	1	1	Semaphore free
Left port writes semaphore	0	1	Left port obtains semaphore
Right port writes 0 to semaphore	0	1	Right side is denied access
Left port writes 1 to semaphore	1	0	Right port is granted access to Semaphore
Left port writes 0 to semaphore	1	0	No change. Left port is denied access
Right port writes 1 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore address
Right port writes 0 to semaphore	1	0	Right port obtains semaphore
Right port writes 1 to semaphore	1	1	No port accessing semaphore
Left port writes 0 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore



CYPRESS SEMICONDUCTOR
PRELIMINARY

CY7B134
CY7B135
CY7B1342

T-46-23-12

Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7B134-20PC	P25	Commercial
	CY7B134-20DC	D26	
	CY7B134-20LC	L68	
25	CY7B134-25PC	P25	Commercial
	CY7B134-25DC	D26	
	CY7B134-25LC	L68	
	CY7B134-25PI	P25	Industrial
	CY7B134-25DI	D26	
	CY7B134-25DMB	D26	Military
	CY7B134-25LMB	L68	
35	CY7B134-35PC	P25	Commercial
	CY7B134-35DC	D26	
	CY7B134-35LC	L68	
	CY7B134-35PI	P25	Industrial
	CY7B134-35DI	D26	
	CY7B134-35DMB	D26	Military
	CY7B134-35LMB	L68	

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7B135-20LC	L69	Commercial
	CY7B135-20JC	J69	
25	CY7B135-25LC	L69	Commercial
	CY7B135-25JC	J69	
	CY7B135-25JI	J69	Industrial
	CY7B135-25LMB	L69	Military
35	CY7B135-35LC	L69	Commercial
	CY7B135-35JC	J69	
	CY7B135-35JI	J69	Industrial
	CY7B135-35LMB	L69	Military

Speed (ns)	Ordering Code	Package Type	Operating Range
20	CY7B1342-20LC	L69	Commercial
	CY7B1342-20JC	J69	
25	CY7B1342-25LC	L69	Commercial
	CY7B1342-25JC	J69	
	CY7B1342-25JI	J69	Industrial
	CY7B1342-25LMB	L69	Military
35	CY7B1342-35LC	L69	Commercial
	CY7B1342-35JC	J69	
	CY7B1342-35JI	J69	Industrial
	CY7B1342-35LMB	L69	Military

MILITARY SPECIFICATIONS
Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL Max.}	1, 2, 3
I _{Ix}	1, 2, 3
I _{OZ}	1, 2, 3
I _{OS}	1, 2, 3
I _{CC}	1, 2, 3
I _{SB1}	1, 2, 3
I _{SB2}	1, 2, 3
I _{SB3}	1, 2, 3
I _{SB4}	1, 2, 3

Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t _{RC}	7, 8, 9, 10, 11
t _{AA}	7, 8, 9, 10, 11
t _{OHA}	7, 8, 9, 10, 11
t _{ACE}	7, 8, 9, 10, 11
t _{DOE}	7, 8, 9, 10, 11
WRITE CYCLE	
t _{WC}	7, 8, 9, 10, 11
t _{SCE}	7, 8, 9, 10, 11
t _{AW}	7, 8, 9, 10, 11
t _{HA}	7, 8, 9, 10, 11
t _{SA}	7, 8, 9, 10, 11
t _{PWE}	7, 8, 9, 10, 11
t _{SD}	7, 8, 9, 10, 11
t _{HD}	7, 8, 9, 10, 11
SEMAPHORE CYCLE	
t _{SOD}	7, 8, 9, 10, 11
t _{SWRD}	7, 8, 9, 10, 11
t _{SPS}	7, 8, 9, 10, 11

Document #: 38-00161



SRAMS