Am2917A

Quad Three-State Bus Transceiver with Interface Logic

DISTINCTIVE CHARACTERISTICS

- Quad high-speed LSI bus-transceiver
- D-type driver register with tri-state bus driver output can sink 48mA at 0.5V max.
- Internal 4-bit odd parity checker/generator
- Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12mA
- 3.5V minimum output high voltage for direct interface to MOS microprocessors

GENERAL DESCRIPTION

The Am2917A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches, that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.

This LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The three-state bus output can sink up to 48mA at 0.5V maximum. The bus enable input (BE) is used to force the driver outputs to the high-impedance state. When BE is HIGH, the driver is disabled.


The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the A_i data into this driver register on the LOW-to-HIGH transition.

Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver

output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (\overline{RLE}) input. When the \overline{RLE} input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and \overline{OE} LOW). When the \overline{RLE} input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control (\overline{OE}) input. When \overline{OE} is HIGH, the receiver outputs are in the high-impedance state.

The Am2917A features a built-in four-bit odd parity checker/generator. The bus enable input (BE) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A field data input to the driver register. When BE is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.


BLOCK DIAGRAM



05403A

CONNECTION DIAGRAM Top View


D-20-1




CD004160

Note: Pin 1 is marked for orientation

LOGIC SYMBOL




METALLIZATION AND PAD LAYOUT



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations						
Am2917A	PC DC, DCB, DM, DMB FM, FMB XC, XM					

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION

Pin No.	Name	1/0	Description
3, 7 13, 17	A ₀ , A ₁ , A ₂ , A ₃	1	The four driver register inputs.
19	DRCP	1	Driver Clock Pulse. Clock pulse for the driver register.
9	BE	1	Bus Enable. When the Bus Enable is HIGH, the four drivers are in the high impedance state.
4, 6, 14, 16	BUS ₀ , BUS ₁ , BUS ₂ , BUS ₃	1/0	The four driver outputs and receiver inputs (data is inverted).
2, 8, 12, 18	R ₀ , R ₁ , R ₂ , R ₃	0	The four receiver outputs. Data from the bus is inverted while data from the A inputs is non-inverted.
1	ALE	1	Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.
10	ODD	0	Odd parity output. Generates parity with the driver enabled, checks parity with the driver in the high-impedance state.
11	ŌË	i	Output Enable. When the OE input is HIGH, the four three-state receiver outputs are in the high-impedance state.

FUNCTION TABLE

INPUTS					RNAL EVICE	BUS	OUTPUT		
Aį	DRCP	BE	RLE	ŌĒ	Di	Qi	BUS	i Ri	FUNCTION
Х	х	Н	Х	Х	Х	х	Z	×	Driver output disable
Х	х	Х	х	Н	Х	Х	Х	Z	Receiver output disable
X	X	H	L L	L L	X X	L H	LH	H	Driver output disable and receive data via Bus input
х	×	Х	Н	х	Х	NC	Х	Х	Latch received data
L H	† †	X	×	X	L	X	X	X X	Load driver register
X	L H	X	X X	X	NC NC	X	X	X X	No driver clock restrictions
X	X X	L	×	X	L H	X	H	X X	Drive Bus

H = HIGH Z = HIGH Impedance X = Don't care i = 0, 1, 2, 3 L = LOW NC = No change r = LOW to HIGH transition

PARITY OUTPUT FUNCTION TABLE

BE	ODD PARITY OUTPUT
L	ODD = A ₀ ⊕ A ₁ ⊕ A ₂ ⊕ A ₃
Н	ODD = Q ₀ ⊕ Q ₁ ⊕ Q ₂ ⊕ Q ₃

APPLICATIONS S BUS Angaith A

AF001380

The Am2917A can be used as an I/O Bus Transceiver and Main Memory I/O Transceiver in high-speed Microprocessor Systems.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V _{CC} max.
DC Input Voltage0.5V to +7.0V
DC Output Current, Into Bus100mA
DC Output Current, Into Outputs
(Except Bus) 30mA
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4,5V to + 5.5V
Operating ranges define those limits a ality of the device is guaranteed.	over which the function-


DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Co	Min	Typ (Note 1)	Max	Units			
		V _{CC} = MIN	MIL:	I _{OH} = -1.0mA	2.4	3.4			
V _{OH}	Receiver	VIN = VIL or VIH	COM	L: I _{OH} = -2.6mA	2.4	3.4		Volts	
	Output HiGH Voltage	V _{CC} = 5.0V, I _{OH} =	-100µA		3.5				
	Parity	VCC = MIN, IOH = -		MIL	2.5	3.4			
V _{OH}	Output HIGH Voltage	VIN = VIH or VIL			2.7	3.4		Volts	
				I _{OL} = 4.0mA		0.27	0.4		
VOL	Output LOW Voltage	V _{CC} = MiN		I _{OL} = 8.0mA		0.32	0.45	Volts	
100	(Except Bus)	VIN = VIL or VIH		I _{OL} = 12mA		0.37	0.5	l	
VIH	Input HIGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs			2.0			Volts	
	Input LOW Level	Guaranteed input logical LOW		MIL		[0.7	Volts	
V _{IL}	(Except Bus)	for all inputs		COM'L			0.8	VOITS	
V _I	Input Clamp Voltage (Except Bus)	VCC = MIN, IIN = -	18mA				-1.2	Volts	
	input LOW Current	VCC = MAX, VIN = 0.4V		BE, ALE			-0.72	mA	
I _{IL}	(Except Bus)	VCC = MAX, VIN =	0.44	All other inputs			-0.36		
liн	Input HIGH Current (Except Bus)	V _{CC} = MAX, V _{IN} =	2.7V				20	μА	
lj	Input HIGH Current (Except Bus)	V _{CC} = MAX, V _{IN} = 7.0V					100	μА	
	Output Short Circuit Current	T	REC	EIVER	-30		-130		
Isc	(Except Bus)	V _{CC} = MAX	V _{CC} = MAX PARITY		-20		-100	mA	
lcc	Power Supply Current	V _{CC} = MAX				63	95	mA	
	Off-State Output Current	VMAY	Vo=	2.4V			50		
Ю	(Receiver Outputs)	V _{CC} = MAX		0.4V		-50		μΑ	

BUS INPUT/OUTPUT CHARACTERISTICS over operating temperature range

Parameters	Description	Test Cond	Min	Тур	Max	Units	
			I _{OL} = 24mA			0.4	
VOL	Bus Output LOW Voltage	V _{CC} = MIN	I _{OL} = 48mA			0.5	Volts
V _{OH} Bus Output			COM'L, IOH = -20mA				Volts
	Bus Output HIGH Voltage	V _{CC} = MIN	MIL, I _{OH} = -15mA	2.4			VORS
	Bus Leakage Current	V _{CC} = MAX Bus enable = 2.4V	V _O = 0.4V			-200	μΑ
			V _O = 2.4V			50	
	(High Impedance)		V _O = 4.5V			100	
lOFF	Bus Leakage Current (Power OFF)	V _O = 4.5V V _{CC} = 0V				100	μΑ
ViH	Receiver input HIGH Threshold	Bus enable = 2.4V		2.0			Volts
	Receiver Input LOW Threshold		COM'L			0.8	V-14-
VIL		Bus enable = 2.4V MIL		,		0.7	Volts
^I sc	Bus Output Short Circuit Current	V _{CC} = MAX V _O = 0V		-50	-120	-225	mA

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS




Note: Actual current flow direction shown.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

				Am2917A					
Parameters	Description	Test Conditions	Min.	Typ (Note 1)	Max.	Min.	Typ (Note 1)	Max.	Unit
tpHL				21	32		21	36	\vdash
t _{PLH}	Driver Clock (DRCP) to Bus	C ₁ (BUS) = 50 pF		21	32		21	36	ns
tzh, tzl	-	C _L (BUS) = 50 pF R _L (BUS) = 130 Ω		13	23		13	26	ns
thz, tLZ	Bus Enable (BE) to Bus			13	18		13	21	l ns
t _s			12			15			Γ.
t _h	A Data Inputs		6.0			8.0			- ns
tpw	Clock Pulse Width (HIGH)	7	17			20			ns
t _{PLH}	Bus to Receiver Output (Latch Enabled)			18	30		18	33	ns
tPHL				18	27		18	30	1 "
tpLH				21	30		21	33	ns ns ns
tpHL	Latch Enable to Receiver Output			21	27		21	30	
ts		7	13			15			
th	Bus to Latch Enable (RLE)	C ₁ = 15 pF	4.0			6.0			
tpLH	A Data to Odd Parity Out	$C_L = 15 \text{ pF}$ $R_L = 2.0 \text{ k}\Omega$		32	42		32	46	
tpHL	(Driver Enabled)			26	36		26	40	
[†] PLH	Bus to Odd Party Out	7		21	32		21	36	ns
tent	(Driver Inhibit)			21	32		21	36	
tpLH	Latch Enable (RLE) to Odd	7		21	32		21	36	l ne
tpHL.	Parity Output			21	32		21	36	
tzh, tzl	00	7		14	23		14	26	_ n
tHZ, tLZ	Output Control to Output	$C_L = 5 pF, R_L = 2.0 k\Omega$		14	23		14	26	<u> </u>


SWITCHING TEST CIRCUIT



TC001170

 $^*C_L = 15pF$ for t_{PLH} , t_{PHL} , t_{ZL} , t_{ZH} CL = 5pF for tHZ, tLZ

SWITCHING WAVEFORMS



Note: Bus to Receiver output delay is measured by clocking data into the driver register and measuring the BUS to R combinatorial delay.