- **Two Independent Controllers for Regulation of:**
  - **Fixed 2.5-V and an Adjustable Output**
  - **±2% (Max) Regulation Across Temperature and Load (1 mA to 3 A)**
- **Adjustable Output Can Be Set Via an External Reference Pin, Allowing for the Creation of a Tracking Regulator**
- **Great Design Flexibility With Minimal External Components**
- **Applications: High-Current, Low-Dropout Regulators for:**
  - **DDR/RDRAM Memory Termination**
  - **Motherboards**
  - **Chipset I/O**
  - **GTLP Termination**

D OR PW PACKAGE
(TOP VIEW)



NC – No internal connection

description/ordering information

The LFC789D25-ADJ is a dual linear FET controller that simplifies the design of dual power supplies. The device consists of two independent controllers, each of which drives an external MOSFET to implement a low-dropout regulator. One controller is programmed to regulate a fixed 2.5-V output, while the second controller can be programmed to regulate any desired output voltage via a reference input pin, allowing for the creation of a tracking regulator often needed for termination schemes. And because heating effects of the external FETs easily can be isolated from the controllers, the controllers can regulate the output voltages to a maximum tolerance of ±2% across temperature and load.

The LFC789D25-ADJ allows designers a great deal of flexibility in selecting external components and topology to implement their specific power-supply needs. With appropriate heat sinking, the designer can build a regulator with as much current capability as allowed by the external MOSFET and power supply. And, because the dropout of the regulator is simply the product of the $R_{DS(on)}$ of the external power MOSFET and the load current, very low dropout can be achieved via proper selection of the power MOSFET.

Packaged in 8-pin SOIC and space-saving TSSOP, the LFC789D25-ADJ is characterized for operation from 0°C to 70°C.

ORDERING INFORMATION

T_A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	SOIC (D)	Tube of 75	LFC789D25-ADJCD	KADAC
		Reel of 2500	LFC789D25-ADJCDR	
	TSSOP (PW)	Tube of 150	LFC789D25-ADJCPW	KADAC
		Reel of 2000	LFC789D25-ADJCPWR	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

functional block diagram



PIN DESCRIPTION

PIN	PIN NAME	PIN FUNCTION
1	DRV_V_{ADJ}	Output of adjustable controller. Drives gate(s) of FET(s) to output user-programmable voltage (V_{ADJ})
2	SEN_V_{ADJ}	Sense input of adjustable controller. Senses changes in V_{ADJ}
3	V_{REF}	Input pin used to program V_{ADJ}, allowing V_{ADJ} to track changes in V_{REF}
4	GND	Ground
5	NC	No connection
6	SEN_V_{25}	Sense Input of 2.5-V controller. Senses changes in 2.5-V supply
7	DRV_V_{25}	Output of 2.5-V controller. Drives gate(s) of FET(s) to output fixed 2.5 V
8	V_{CC}	Power supply for device

typical application circuit



† R1 = R2 = 100 Ω (0.1% matched resistors)

Figure 1.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1) . . . . . 18 V
Input voltage range, V_{REF}, SEN_V_{ADJ}, SEN_V_{25} . . . . . –0.3 V to 18 V
Package thermal impedance, θ_{JA} (see Notes 2 and 3): D package . . . . . 97°C/W
PW package . . . . . 149°C/W
Operating virtual junction temperature, T_J . . . . . 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . 260°C
Storage temperature range, T_{stg} . . . . . –65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the network ground terminal.
2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) – T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can impact reliability.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	9	16	V
T_A	Operating free-air temperature	0	70	°C

electrical characteristics, V_{CC} = 12 V ±5%, T_A = 25°C (unless otherwise noted)

PARAMETER			TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
Sense	$I_{SEN\_V_{ADJ}}$	V_{ADJ} sense-pin current				–20		nA
				Full range			–500	
	$I_{SEN\_V_{25}}$	V_{25} sense-pin current	V_{25} = 2.5 V			125		µA
				Full range			500	
Driver	V_{DRV}	Driver output voltage	I_{DRV} = 0		V_{CC} –1.5			V
				Full range	V_{CC}–3			
	I_{DRV}	Driver output current	V_{DRV} = 4 V, V_{SEN} = 0.8 V_{OUT} (nom)			10		mA
				Full range	5			
Reference	$I_{V_{REF}}$	Pin current, V_{REF}				–20	–250	nA
				Full range			–500	
Output regulation (see Figure 1)		V_{25} output voltage regulation	I_{OUT} = 1 mA to 3 A, V_{PWR} = 3 .3 V ±10%			2.5		V
				Full range	2.45	2.5	2.55	
		V_{ADJ} output voltage regulation	I_{OUT} = 1 mA to 2 A, V_{PWR} = 3.3 V ±10%, V_{REF} = V_{25}/2			V_{REF}		
				Full range	0.98× V_{REF}	V_{REF}	1.02× V_{REF}	
Supply	I_{CC}	Supply current				2		mA
				Full range			2.5	

APPLICATION INFORMATION

FUNCTIONAL DESCRIPTION

A linear voltage regulator can be broken down into four essential building blocks: a pass transistor, a voltage reference, a feedback network, and a control circuit to drive the pass element, based on the comparison between the output voltage (as sampled by the feedback network) and the voltage reference. With the exception of the pass transistor, the LFC789D25-ADJ provides the other three building blocks needed. Thus, with minimal external components and low overall solution cost, a designer can create two independent, tightly regulated output voltages capable of delivering high currents in excess of 3 A (as limited by the external pass transistor). One output is fixed at 2.5 V. The other output can be adjusted to any desired voltage via an externally applied signal to the V_{REF} pin. Because the output of the regulator always tracks any changes to this V_{REF} pin, it is relatively easy to implement a tracking regulator. See the *typical application circuit* (Figure 1).

internal reference

The fixed 2.5-V output controller uses an internal temperature-compensated bandgap reference centered at 1.2 V. Its tolerance is designed to be $<\pm 2\%$ over the specified temperature range, which, when coupled with the low offset of the driver circuit, allows the 2.5-V output to have a tolerance of 2% over the specified temperature range and full load.

external reference pin (V_{REF})

For the adjustable output controller, the V_{REF} pin allows great flexibility for the designer. Taking a simple resistor divider tied to an external voltage source and connecting the divider to the V_{REF} pin allows the controller to regulate an output voltage that is some fraction of the external voltage source. And, because any changes in the external voltage source are sensed by the voltage divider, the regulated output tracks those changes.

If a tracking regulator is not desired, a fixed voltage can be achieved by applying a constant voltage to the V_{REF} pin. This signal can be provided by a simple device such as the economical TL431 adjustable shunt regulator.

The V_{REF} pin typically *sources* a current of 20 nA and, as such, has a minimal loading effect on the resistor divider or the shunt regulator. The accuracy of the adjustable output depends on the accuracy of the signal applied to the V_{REF} pin. Using high-precision resistors or a TL431A (1% output tolerance) helps achieve good accuracy.

feedback network (SENSE pins)

The 2.5-V controller senses the output voltage via the SEN_V_{25} pin. This pin is tied to an internal resistor divider that essentially halves the sensed output voltage and feeds it back to the controller for comparison to the internal bandgap reference.

For the adjustable output controller, the SEN_V_{ADJ} pin provides direct feedback of the output voltage to the controller for comparison to the externally applied V_{REF} signal.

controller/driver

Both drivers are essentially error amplifiers that can output a worst-case minimum of 9 V (10.5 V at 25°C) when the LFC789D25-ADJ is powered by 12 V. This allows the controllers to regulate a large range of output voltages, as limited by the threshold voltages of the external NMOS. Both drivers sample the output voltage via a SEN pin. For the adjustable version, this SEN pin typically *sources* a current of 20 nA and, thus, has minimal loading on the output voltage. For the 2.5-V version, this SEN pin *sinks* a current about 125 μA (including the currents through the internal resistor divider); this results in minimal loading on the output voltage.

Although not tested, both of these controllers are designed with very low offset (typically less than 4 mV), resulting in very accurate control of the drive signals.

APPLICATION INFORMATION

MOSFET SELECTION: BENEFITS OF NMOS PASS ELEMENTS REVISITED

A great benefit of having an external pass element is that the control circuitry can be powered by a separate supply (V_{CC}), other than the one used as the input to the pass element (V_{PWR}). This feature allows the use of an NMOS pass element, which requires a positive $V_{GS} > V_T$ for operation. With a separate V_{CC} pin to the controller, the voltage at the gate of the NMOS readily can exceed the voltage at the drain; thus, V_{GS} easily can exceed $V_{DS} + V_T$, allowing the NMOS to operate in the triode region ($V_{DS} \geq V_{GS} – V_T$). In the triode region, V_{DS} can be very small, thus achieving very low dropout.

The external NMOS selected for the pass transistor has significant impact on the overall characteristics of the regulator, as discussed in the following paragraphs.

- **Maximum output current**

  A benefit of an external pass element is that the designer can size the NMOS to comfortably sustain the maximum I_{OUT} expected. This allows great flexibility, along with cost and space savings, because each regulator has its pass element tailored to its individual needs. In addition, using a NMOS pass element allows for smaller size (and subsequently, lower cost) than a PMOS element for the same current-carrying ability.

- **Dropout**

  Choosing an NMOS with very low $R_{DS(on)}$ characteristics provides the regulator with very low dropout because dropout will be ~$I_{OUT} \times R_{DS(on)}$. This lower dropout also results in better efficiency and lower heat dissipation in the pass element for a given I_{OUT}.

- **Maximum programmable output voltage and nmos threshold voltage, V_T**

  The maximum output voltage that can be regulated by the programmable regulator depends on the device's power supply (V_{CC}) and threshold voltage (V_T) of the NMOS. With the drive voltage tied to the gate and V_{OUT} connected to the source of the NMOS, a minimum $V_{GS} = V_T$ must be maintained in order to maintain the n-channel inversion layer. The maximum V_{OUT} is calculated as follows:

  $$V_{OUT} = V_S = V_G – V_T$$

  With V_{CC} = 12 V and a corresponding worst-case gate drive voltage of 9 V, the highest achievable V_{OUT} = 9 V – V_T.

- **Stability**

  A quality of the old npn regulators was their inherent stability for almost any type of load conditions and output capacitors. An NMOS regulator has the same benefit. Thus, capacitor selection and equivalent-series-resistance (ESR) values are not needed for stability, but still should be chosen properly for best transient response (see below).

capacitor selection

C_{out}: Although a minimum capacitance is not needed for stability with an NMOS pass device, higher capacitance values improve transient response. In addition, low-ESR capacitors also help transient response. Tantalum or aluminum electrolytics can be used for bulk capacitances, while ceramic bypass capacitors can be used to decouple high-frequency transients due to their low ESL (equivalent series inductance).

C_{in}: Input capacitors placed at the drain of the NMOS pass transistor (V_{PWR}) help improve the overall transient response by suppressing surges in V_{PWR} during fast load changes. Low-ESR tantalum or aluminum electrolytic capacitors can be used; higher capacitance values improve transient response. A 0.1-μF ceramic capacitor can be placed at the V_{CC} pin of the LFC789D25-ADJ to provide bypassing.

APPLICATION INFORMATION

layout

Another benefit of a separate controller and pass element is that the heat dissipated in the external NMOS can be well isolated from the controller, which has very low power dissipation. Both of these factors allow the bandgap reference and control circuitry to operate over a more stable temperature range, resulting in very good accuracy over full-load conditions. The LFC789D25-ADJ should be placed as close as possible to the external pass element because short PCB traces allow minimal EMI coupling to both the drive and sense lines.

For best accuracy, connect the SEN pins as close to the load as possible, not to the source of the NMOS. Also, place the SEN trace in the same direction and plane as the power trace that connects the source of the NMOS to the load. Also, it is good practice to keep the load current return path as far as possible from the SEN trace.

Place the 0.1-μF bypass capacitor as close as possible to the V_{CC} pin and connect it directly to the ground plane. The GND pin of the LFC789D25-ADJ should be connected to the ground plane.

MSOI002B – JANUARY 1995 – REVISED SEPTEMBER 2001

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



DIM \ PINS **	8	14	16
A MAX	0.197 (5,00)	0.344 (8,75)	0.394 (10,00)
A MIN	0.189 (4,80)	0.337 (8,55)	0.386 (9,80)

4040047/E 09/01

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
D. Falls within JEDEC MS-012

PW (R-PDSO-G)** **PLASTIC SMALL-OUTLINE PACKAGE**

14 PINS SHOWN



DIM \ PINS **	8	14	16	20	24	28
A MAX	3,10	5,10	5,10	6,60	7,90	9,80
A MIN	2,90	4,90	4,90	6,40	7,70	9,60

4040064/F 01/97

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

LFC789D25-ADJ, Dual Linear FET Controller

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	LFC789D25-ADJ
Iq (typ) (mA)	2
Vin (max) (V)	18
Tolerance (%)	2
Shutdown	No
VO (min) (V)	2.5, Adjustable
Idrive (max) (mA)	10

FEATURES

Back to Top

- Two Independent Controllers for Regulation of:
  - Fixed 2.5-V and an Adjustable Output
  - ±2% (Max) Regulation Across Temperature and Load (1 mA to 3 A)
- Adjustable Output Can Be Set Via an External Reference Pin, Allowing for the Creation of a Tracking Regulator
- Great Design Flexibility With Minimal External Components
- Applications: High-Current, Low-Dropout Regulators for:
  - DDR/RDRAM Memory Termination
  - Motherboards
  - Chipset I/O
  - GTLP Termination

DESCRIPTION

Back to Top

The LFC789D25-ADJ is a dual linear FET controller that simplifies the design of dual power supplies. The device consists of two independent controllers, each of which drives an external MOSFET to implement a low-dropout regulator. One controller is programmed to regulate a fixed 2.5-V output, while the second controller can be programmed to regulate any desired output voltage via a reference input pin, allowing for the creation of a tracking regulator often needed for termination schemes. And because heating effects of the external FETs easily can be isolated from the controllers, the controllers can regulate the output voltages to a maximum tolerance of ±2% across temperature and load.

The LFC789D25-ADJ allows designers a great deal of flexibility in selecting external components and topology to implement their specific power-supply needs. With appropriate heat sinking, the designer can build a regulator with as much current capability as allowed by the external MOSFET and power supply. And, because the dropout of the regulator is simply the product of the $R_{DS(on)}$ of the external power MOSFET and the load current, very low dropout can be achieved via proper selection of the power MOSFET.

Packaged in 8-pin SOIC and space-saving TSSOP, the LFC789D25-ADJ is characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

Back to Top

To view the following documents, Acrobat Reader 4.0 is required.
To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

Back to Top

Full datasheet in Acrobat PDF: lfc789d25-adj.pdf (145 KB) (Updated: 03/04/2003)

APPLICATION NOTES

Back to Top

Product Folder: LFC789D25-ADJ, Dual Linear FET Controller

- Analog Applications Journal (Rev. A) (SLYT010A - Updated: 03/17/2000)
- Digital Designer's Guide to Linear Voltage Regulators & Thermal Mgmt (SLVA118 - Updated: 07/23/2002)
- PowerFLEX (TM) -- Surface-Mount Alternative for Through-Hole Power Packages (SZZA015 - Updated: 04/08/1999)
- Supply Voltage Drop On Fast Current Demand (SLVA076 - Updated: 09/03/1999)

MORE LITERATURE Back to Top

- Enhanced Plastic Portfolio Brochure (SGZB004, 387 KB - Updated: 08/19/2002)
- Portable/System Power Sales Tool Brochure 3Q 2002 (SLPB006, 153 KB - Updated: 08/23/2002)
- QML Class V Space Products Military Brief (Rev. A) (SGZN001A, 257 KB - Updated: 10/07/2002)

SAMPLES Back to Top

ORDERABLE DEVICE	PACKAGE INDUSTRY (TI)	PINS	TEMP (°C)	STATUS	PRODUCT CONTENT	SAMPLES
LFC789D25-ADJCDR	SOIC (D)	8	0 TO 70	ACTIVE	View Product Content	Request Samples
LFC789D25-ADJCPWR	TSSOP (PW)	8	0 TO 70	ACTIVE	View Product Content	Request Samples

PRICING/AVAILABILITY/PKG Back to Top

DEVICE INFORMATION Updated Daily

TI INVENTORY STATUS As Of 08:00 AM GMT, 17 Apr 2003

REPORTED DISTRIBUTOR INVENTORY As Of 08:00 AM GMT, 17 Apr 2003

ORDERABLE DEVICE	STATUS	PACKAGE TYPE | PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY | $US	STD PACK QTY	IN STOCK	IN PROGRESS QTY | DATE	LEAD TIME	DISTRIBUTOR COMPANY | REGION	IN STOCK	PURCHASE
LFC789D25-ADJCD	ACTIVE	SOIC (D) | 8	0 TO 70	View Contents	1KU | 0.33	75	0*	>10k | 16 May	5 WKS	None Reported View Distributors		
LFC789D25-ADJCDR	ACTIVE	SOIC (D) | 8	0 TO 70	View Contents	1KU | 0.33	2500	2500*	>10k | 12 May	5 WKS	None Reported View Distributors		
LFC789D25-ADJCPW	ACTIVE	TSSOP (PW) | 8	0 TO 70	View Contents	1KU | 0.33	150	0*	>10k | 16 May	6 WKS	None Reported View Distributors		
LFC789D25-ADJCPWR	ACTIVE	TSSOP (PW) | 8	0 TO 70	View Contents	1KU | 0.33	2000	0*	1158 | 21 Apr	6 WKS	None Reported View Distributors		
								>10k | 15 May				

Table Data Updated on: 4/17/2003