z

FEATURES

- Function, Pinout, and Drive Compatible with the FCT and F Logic
- FCT-B speed at 7.0ns max. (Com'l) FCT-A speed at 10.0ns max. (Com'l)
- CMOS V_{OH} Levels for Low Power Consumption — Typically 1/3 of FAST Bipolar Logic
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V

- Inputs and Outputs Interface Directly with TTL, NMOS, and CMOS Devices
- Outputs Meet Levels Required for CMOS Static RAM Low Power Standby Mode
- 64 mA Sink Current (Com'l), 48 mA (Mil) 24 mA Source Current (Com'l), 15 mA (Mil)
- **■** Buffered Direction Tri-State Output
- High Speed Bidirectional Bus Transceiver for Processor Organized Devices
- Error Flag with Open-Drain Output
- Manufactured in 0.8 micron PACE Technology™



DESCRIPTION

The 'FCT833 is a high-performance bus transceiver designed for two-way communications. It contains an 8-bit data path from the R (port) to the T (port), an 8-bit data path from the T (port) to the R (port), and a 9-bit parity checker/generator. The fault register allows the error flag to be clocked and stored in the register and read at the \overline{ERR} open drain output. The clear (\overline{CLR}) input is used to clear the error flag register. The output enable \overline{OE}_{τ} and \overline{OE}_{R} are used to force the port outputs to the high impedance state so that the device can drive bus lines directly. In addition, \overline{OE}_{τ} and \overline{OE}_{R} can be used to force a parity error by enabling both lines simultaneously. This transmission of inverting parity gives the designer more

system diagnostic capability. The data presented at the output is non-inverted.

The 'FCT833 is manufacturered using PACE Technology™ which is Performance Advanced CMOS Engineered to use 0.8 micron effective channel lengths resulting in 500 picoseconds loaded* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection and single event upset protection, and is supported by a Class 1 environment volume production facility.


* For a fan-in/fan-out of 4 at 85°C junction temperature and 5.0 V supply. For a fan-in/fan-out of 1, the internal gate delay is 200 picoseconds at room temperature.

X

FUNCTIONAL BLOCK DIAGRAM

R₁ & 8 T₁ OE₁ PARITY OE₂ S MUX PARITY TREE CLK CLK CLR TRA CL

PIN CONFIGURATIONS



PERFORMANCE
SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed

ABSOLUTE MAXIMUM RATINGS1,2

Symbol	Parameter	Value	Unit
T _{stg}	Storage Temperature	-65 to +150	°C
T _A	Ambient Temperature Under Bias	-65 to +135	°C
V _{cc}	V _{cc} Potential to Ground	-0.5 to +7.0	٧
In	Input Current	-30 to +5.0	mA

Notes:

1824 Tbl 01

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
IOUTPUT	Current Applied to Output	120	mA
V _{IN}	Input Voltage	-0.5 to $V_{cc} + 0.5$	٧
V _{out}	Voltage Applied to Output	-0.5 to $V_{cc} + 0.5$	٧

2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{cc} or ground.

RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1824 Tbi 03

Supply Voltage (V _{cc})	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1824 TH 04

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol		Parameter		Typ¹	Max	Units	V _{cc}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		,
V _{IL}	Input LO	Input LOW Voltage			0.8	٧		
V _H	Hysteres	is		0.35		V		All inputs
V _{cp}	Input Cla	mp Diode Voltage		-0.7	-1.2	٧	MIN	l _{IN} = -18mA
V _{OH}	Output	$V_{CC} = 3V$, $V_{IN} = 0.2V$, or $V_{CC} - 0.2V$	V _{cc} - 0.2	>8		٧		I _{OH} = -32μA
	High Voltage (Except ERR)	Military/Commercial (CMOS) Military (TTL) Commercial (TTL)	V _{CC} - 0.2 2.4 2.4	V _{CC} 4.3 4.3		> > >	MIN MIN MIN	I _{OH} = -15mA
V _{OL}	Output	$V_{cc} = 3V$, $V_{iN} = 0.2V$, or $V_{cc} - 0.2V$		GND	0.2	V		I _{OL} = 300μA
	Low Voltage	Military/Commercial (CMOS) Military (TTL) Commercial (TTL)		GND 0.3 0.3	0.2 0.5 0.5	> > >	MIN MIN MIN	$I_{Ol} = 32\text{mA}$
		Commercial (TTL)		0.3	0.5	V	MIN	I _{oL} = 64mA
I _{IH}	Input HIC	GH Current (Except I/O Pins)			5	μΑ	MAX	$V_{IN} = V_{CC}$
i _{IL}	Input LO	W Current (Except I/O Pins)			- 5	μΑ	MAX	V _{IN} = GND
l _{in}	Input HIC	GH Current ³ (Except I/O Pins)	·		5	μΑ	MAX	$V_{IN} = 2.7V$
I _{IL}	Input LO	W Current ³ (Except I/O Pins)			- 5	μΑ	MAX	$V_{1N} = 0.5V$
I _H	Input HIC	GH Current (I/O Pins only)			15	μΑ	MAX	$V_{IN} = V_{CC}$
I _{IL}	Input LO	W Current (I/O Pins only)			-15	μΑ	MAX	V _{IN} = GND
I _H	Input HIC	GH Current ³ (I/O Pins only)			15	μΑ	MAX	$V_{iN} = 2.7V$
I _{IL}	Input LOW Current ³ (I/O Pins only)				-15	μА	MAX	V _{IN} = 0.5V
los	Output Short Circuit Current ²		-60	-120		mA	MAX	$V_{OUT} = 0.0V$
C _{IN}	Input Ca	Input Capacitance ³		5	10	pF		All inputs
C _{OUT}	Output C	apacitance ³		9	12	pF		All outputs
Notes:							1824 Tbi 05	

1. Typical limits are at $V_{cc} = 5.0V$, $T_A = +25$ °C ambient.

2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{os} tests should be performed last.

3. This parameter is guaranteed but not tested.

Symbol	Parameter	Typ¹	Max	Units	Conditions
I _{cc}	Quiescent Power Supply Current (CMOS inputs)	0.003	0.5	mA	$V_{CC} = MAX, f_1 = 0,$ Outputs Open, $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
Δl _{cc}	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = MAX, V_{IN} = 3.4V^2,$ $f_1 = 0$, Outputs Open
I _{ccD}	Dynamic Power Supply Current ³	0.15	0.25	mA/ mHz	V_{CC} = MAX, One Input Toggling, 50% Duty Cycle, Outputs Open, \overline{OE}_{T} = GND, \overline{OE}_{R} = GND, $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$,
		1.4	3.4	mA	$V_{\rm cc}$ = MAX, 50% Duty Cycle, Outputs Open, One Bit Toggling, $f_{\rm o}$ = 10MHz, $\overline{\rm OE}_{\rm T}$ = GND, $\overline{\rm OE}_{\rm R}$ = $V_{\rm cc}$, $f_{\rm t}$ = 2.5MHz, $V_{\rm IN}$ ≤ 0.2V or $V_{\rm IN}$ ≥ $V_{\rm cc}$ -0.2V
l _c	Total Power Supply Current⁵	1.9	5.4	mA	$V_{\rm CC}$ = MAX 50% Duty Cycle, Outputs Open, One Bit Toggling, $f_{\rm 0}$ = 10MHz, $\overline{\rm OE}_{\rm T}$ = GND, $\overline{\rm OE}_{\rm R}$ = $V_{\rm CC}$, $f_{\rm 1}$ = 2.5MHz, $V_{\rm IN}$ = 3.4V or $V_{\rm IN}$ = GND
		4.0	7.8 4	mA	$V_{\rm cc}$ = MAX 50% Duty Cycle, Outputs Open, Eight Bits Toggling, f_0 = 10MHz, $\overline{\rm OE}_{\rm T}$ = GND, $\overline{\rm OE}_{\rm R}$ = $V_{\rm cc}$, f_1 = 2.5MHz, $V_{\rm IN} \le 0.2 {\rm V}$ or $V_{\rm IN} \ge V_{\rm cc}$ - 0.2V
		6.2	16.84	mA	$V_{\rm CC} = {\rm MAX}$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling, $f_0 = 10{\rm MHz}$, $\overline{\rm OE}_{\rm T} = {\rm GND}$, $\overline{\rm OE}_{\rm R} = {\rm V}_{\rm CC}$, $f_1 = 2.5{\rm MHz}$, $V_{\rm IN} = 3.4{\rm V}$ or $V_{\rm IN}$ GND

1824 Tbi 06

Notes:

- 1. Typical values are at V_{cc} = 5.0V, +25°C ambient and maximum
- 2. Per TTL driven input ($V_N = 3.4V$); all other inputs at V_{cc} or GND.
- 3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- 4. Values for these conditions are examples of the I_{cc} formula. These limits are guaranteed but not tested.
- $= |_{\text{Outescent}} + |_{\text{Ninuts}} + |_{\text{Divided}} \\ = |_{\text{Co}} + \Delta|_{\text{Co}} D_{\text{H}} N_{\text{T}} + |_{\text{cco}} (f_{\text{d}}/2 + f_{\text{t}} N_{\text{t}}) \\ = \text{Quiescent Current with CMOS input levels}$

- △I_{cc} = Power Supply Current for a TTL High Input (V_N = 3.4V)
- D_H = Duty Cycle for TTL inputs High
- N_T = Number of TTL inputs at D_H
- I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
- = Clack Frequency for Register Devices (Zero for
- Non-Register Devices)
- =Input Frequency
- = Number of Inputs at f,
- All currents are in milliamps and all frequencies are in megahertz.

9-103 3/30/92 - 3

AC CHARACTERISTICS

		'FCT833A 'FCT833B										
Symbol	Parameter	Test Conditions	M	IIL	CO	M'L	M	IIL	СО	M'L	Units	Fig.
			Min. ⁽¹⁾	Max.	Min.(1)	Max.	Min.(1)	Max.	Min.(1)	Max		110.
t _{PLH} t _{PHL}	Propagation Delay R _i to T _i , T _i to R _i	C _L = 50pF		14.0 14.0	-	10.0 10.0	-	10.0 10.0	1 1	7.0 7.0	ns ns	1 5
t _{PLH} t _{PHL}	Propagation Delay R, to T, T, to R,	$C_L = 300pF^{(2)}$	-	21.5 21.5	-	17.5 17.5	- 1	17.5 17.5	1 1	14.5 14.5	ns ns	1 5
t _{PLH} t _{PHL}	Propagation Delay R _i to PARITY	C _L = 50pF	-	20.0 20.0	_ _	15.0 15.0	-	14.0 14.0	_ _	10.5 10.5	ns ns	1 5
t _{PLH} t _{PHL}	Propagation Delay R _i to PARITY	C _L = 300pF ⁽²⁾	1	27.5 27.5	-	22.5 22.5	-	21.5 21.5	-	18.0 18.0	ns ns	1 5
t _{PLH} t _{PHL}	Propagation Delay OE _R to Parity	C _L = 50pF	-	20.0 20.0	-	15.0 15.0	_ _	14.0 14.0	<u>-</u> -	10.5 10.5	ns ns	1 5
t _{PLH} t _{PHL}	Propagation Delay OE _R to PARITY	$C_L = 300pF^{(2)}$	_	27.5 27.5	-	22.5 22.5	-	21.5 21.5	-	18.0 18.0	ns ns	1 5
t _{PHL}	Propagation Delay CLK to ERR	C _L = 50pF	-	16.0	_	12.0	-	11.0	-	8.5	ns	1 5
t _{PLH}	Propagation Delay CLR to ERR	C _L = 50pF	-	16.0	-	12.0	-	11.0	-	8.5	ns	1 5
t _{PZH} t _{PZL}	$\frac{\text{Output Enable Time}}{\text{OE}_{R}, \ \text{OE}_{T} \text{ to } R_{I}, T_{I}}$	C _L = 50pF	_	16.0 16.0	-	12.0 12.0	_	11.0 11.0	_	8.5 8.5	ns ns	1, 7, 8
t _{PZH} t _{PZL}	Output Enable Time \overline{OE}_R , \overline{OE}_T to R_I , T_I	$C_L = 300pF^{(2)}$	-	23.5 23.5	-	19.5 19.5	-	18.5 18.5	_	16.0 16.0	ns ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time OE _n , OE _T to R _i ,T _i	C _L = 50pF	-	16.0 16.0	-	12.0 12.0	_	11.0 11.0	_	8.5 8.5	ns ns	1, 7,
t _{PHZ} t _{PLZ}	Output Disable Time \overline{OE}_R , \overline{OE}_T to R_i , T_i	$C_L = 5pF^{(2)}$	-	14.7 14.7	-	10.7 10.7	_	9.8 9.8	_	7.2 7.2	ns ns	1, 7,

1824 Tol 07

AC OPERATING REQUIREMENTS

		Total	'FCT833A			'FCT833B						
Symbol	Parameter	Conditions	Test MIL		COM'L		MIL		COM'L		Units	Fig.
			Min.1	Max.	Min.(1)	Max.	Min.(1)	Max.	Min.(1)	Max		110.
t _{su}	T, PARITY to CLK Set-up Time		16.0		12.0	-	11.0	-	8.5	_	ns	4
t _{su}	Clear Recovery Time CLR to CLK		-	20.0	-	15.0	-	14.0	_	10.5	ns	4
t _H	T, PARITY to CLK Hold Time	C _L = 50pF	0	_	0	-	0	_	0	_	ns	4
t _w (H) t _w (L)	Clock Pulse Width HIGH or LOW		9.5 9.5	_	7.0 7.0	-	7.0 7.0		5.5 5.5		ns ns	5
t _w (L)	Clear Pulse Width LOW		9.5		7.0		7.0		5.5		ns	5

Notes:

1824 Tbi 08

3/30/92 - 3 9-104

^{1.} Minimum limits are guaranteed but not tested on Propagation Delays.

^{2.} These parameters are guaranteed but not tested.

ABSOLUTE MAXIMUM RATINGS^{1,2}

Symbol	Parameter	Value	Unit
T _{stG}	Storage Temperature	-65 to +150	°C
T _A	Ambient Temperature Under Bias	-65 to +135	°C
V _{cc}	V _∞ Potential to Ground	-0.5 to +7.0	٧
_ _N	Input Current	-30 to +5.0	mA

		 _
Notes:	 <u> </u>	1822 Tul 01

Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
I _{OUTPUT}	Current Applied to Output	120	mA
V _{IN}	Input Voltage	-0.5 to $V_{\infty} + 0.5$	٧
V _{out}	Voltage Applied to Output	-0.5 to V _{cc} + 0.5	٧

1822 TH 02

RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	–55°C	+125°C
Commercial	0°C	+70°C

Supply Voltage (V _{cc})	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1822 TH 04

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter		Min	Typ¹	Max	Units	V _{cc}	Conditions
V _{iH}	Input HIGH Voltage		2.0			V		
V _{IL}	Input LOW Voltage				0.8	٧		
V _H	Hysteresis			0.35		V		All inputs
V _{CD}	Input Clamp Diode Voltage			-0.7	-1.2	V	MIN	$I_{1N} = -18 \text{mA}$
		$V_{CC} = 3V, V_{IN} = 0.2V, \text{ or } V_{CC} - 0.2V$	V _{cc} - 0.2	V _{cc}		٧		I _{OH} = -32μA
V _{OH}	Output HIGH Voltage	Military/Commercial (CMOS) Military (TTL) Commercial (TTL)	V _{cc} - 0.2 2.4 2.4	V _{cc} 4.3 4.3		V V	MIN MIN MIN	$I_{OH} = -300\mu\text{A}$ $I_{OH} = -12\text{mA}$ $I_{OH} = -15\text{mA}$
		$V_{cc} = 3V$, $V_{IN} = 0.2V$, or $V_{cc} - 0.2V$		GND	0.2	٧		$I_{OL} = 300 \mu A$
V _{OL}	Output LOW Voltage	Military/Commercial (CMOS) Military (TTL) Commercial (TTL) Commercial (TTL)		GND 0.3 0.3 0.3	0.2 0.5 0.5 0.5	V V V	MIN MIN MIN MIN	I _{oL} = 32mA I _{oL} = 48mA
I _{IH}	Input HIGH Current				5	μΑ	MAX	$V_{in} = V_{CC}$
I _{IL}	Input LOW Current				-5	μA	MAX	$V_{1N} = GND$
I _{IH}	Input HIGH Current ³				5	μA	MAX	$V_{1N} = 2.7V$
I _{IL}	Input LOW Current ³				5	μΑ	MAX	$V_{1N} = 0.5V$
I _{ozh}	Off State I _{OUT} HIGH-Level Output Current				10	μA	MAX	V _{out} = V _{cc}
I _{ozL}	Off State I _{OUT} LOW-Level Output Current				-10	μA	MAX	V _{our} = GND
I _{ozH}	Off State I _{OUT} HIGH-Level Output Current ³				10	μΑ	MAX	$V_{OUT} = 2.7V$
I _{ozL}	Off State I _{OUT} LOW-Level Output Current ³				-10	μΑ		$V_{OUT} = 0.5V$
Ios	Output Short Circuit Current ²		-60	-120	-225	mA	MAX	$V_{OUT} = 0.0V$
C _{IN}	Input Ca	pacitance ³		5	10	pF	MAX	All inputs
C _{OUT}	Output C	capacitance ³		9	12	pF	MAX	All outputs

Notes

- 1. Typical limits are at V_{cc} = 5.0V, T_A = +25°C ambient. 2. Not more than one output should be shorted at a time. Duration of
- 2. Not more than one duput should be shorted at a time. Detailed in short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect.
- operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, Io as tests should be performed last.
- This parameter is guaranteed but not tested.

1822 Tbi 05

Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{cc} or ground.

P54/74FCT11374 (P54/74PCT11374) OCTAL D FLIP-FLOPS WITH 3-STATE OUTPUTS

FEATURES

- Function, Pinout, and Drive Compatible with the FCT, F Logic and P54/74ACT11374
- FCT speed at 4.5ns max. (Com'l)
- CMOS V_{OH} Levels for Low Power Consumption
 Typically 1/3 of FAST Bipolar Logic
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- ESD protection exceeds 2000V
- Inputs and Outputs Interface Directly with TTL, NMOS, and CMOS Devices
- Outputs Meet Levels Required for CMOS Static RAM Low Power Standby Mode

- 64 mA SInk Current (Com'l), 48 mA (Mil) 15 mA Source Current (Com'l), 12 mA (Mil)
- 5.0V ± 10% (Mil), 5.0V ± 5% (Commercial)
- Multiple Center Power and Ground Pins
- Edge Triggered D Type Inputs
- 250MHz Typical Toggle Rate
- Buffered Positive Edge Trigered Clock
- Input Clamp Diode to Limit Bus Reflections
- Significantly Improved Switching Characteristics
- Manufactured in 0.8 micron PACE Technology™

DESCRIPTION


The 'FCT11374 are high-speed low power octal D-type flip-flops featuring separate D-type inputs for each flip-flop. Both devices have 3-state outputs for bus oriented applications. A buffered clock (CP) and output enable (\overline{OE}) are common to all flip-flops. The eight flip-flops contained in the 'FCT11374 will store the state of their individual D inputs that meet the setup and hold time requirements on the low-to-high clock (CP) transition. When \overline{OE} is LOW, the contents of the eight flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs will be in the high impedance state. The state of output enable does not affect the state of the flip-flops.

The 'FCT11374 is manufactured with PACE II Technology™ which is Performance Advanced CMOS Engineered with two-level metal and epitaxial substrates to use 0.7 micron effective channel lengths giving 400 picosecond loaded⁴ internal gate delays. This product incorporates the (lower inductance) multiple center power and ground pinout, hence significantly improving switching noise characteristics. This pinout is compatible with 54/74ACT11374.

*For a fan-in/fan-out of 4 at 85°C junction temperature and 5V supply.


LOGIC DIAGRAMS

×



PIN CONFIGURATION

9-127



PERFORMANCE
SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed