

MITSUBISHI LSIs

M5M5408AFP, TP, RT-55L, -70L, -10L, -55LL, -70LL, -10LL

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5408A is a 4194304-bit CMOS Static RAM organized as 524288-word by 8-bit. This device is fabricated using Mitsubishi's high-performance silicon-gate CMOS technology. This state-of-the-art process technology, combined with innovative circuit design techniques, yields high-density and low-power devices. The M5M5408A is suitable for memory applications where high reliability, large storage, simple interfacing and battery back-up are important design objectives.

The M5M5408A is available in 32-pin plastic SOP (M5M5408AFP), 32-pin plastic normal-lead-bend TSOP (M5M5408ATP) and 32-pin plastic reverse-lead-bend TSOP (M5M5408ART) packages. Two types of TSOP's are suitable for Surface Mounting on double-sided printed circuit boards.

FEATURES

Type name	Access time (max.)	Power supply current	
		Active (max.)	Stand-by (max.)
M5M5408AFP, TP, RT-55L	55ns	30mA	100 μ A
M5M5408AFP, TP, RT-70L	70ns	(1MHz)	(V _{CC} =5.5V*)
M5M5408AFP, TP, RT-10L	100ns		
M5M5408AFP, TP, RT-55LL	55ns	30mA	20 μ A
M5M5408AFP, TP, RT-70LL	70ns	(1MHz)	(V _{CC} =5.5V*)
M5M5408AFP, TP, RT-10LL	100ns		0.4 μ A
			(V _{CC} =3V**)


* at 70°C / ** at 25°C

- Single +5V power supply
- No clocks, No refresh
- All inputs and outputs are TTL compatible
- Easy memory expansion and power down by \bar{S}
- Data retention supply voltage=2.0V to 5.5V
- Three-state outputs: OR-tie capability
- \bar{OE} prevents data contention in the I/O bus
- Common data I/O
- Battery backup capability
- Small stand-by current 0.4 μ A (typ)
- Package
 - M5M5408AFP : 32 pin 525 mil SOP
 - M5M5408ATP : 32 pin 400 mil TSOP(II)
 - M5M5408ART : 32 pin 400 mil TSOP(II)


APPLICATION

Small capacity memory units, IC card, Battery operating system

PIN CONFIGURATION (TOP VIEW)



Outline 32P2M-A (FP)
32P3Y-H (TP)



Outline 32P3Y-J

MITSUBISHI LSIs
M5M5408AFP, TP, RT-55L, -70L, -10L,
-55LL, -70LL, -10LL

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

FUNCTION

The operation mode of the M5M5408A is determined by a combination of the device control inputs \overline{S} , \overline{W} and \overline{OE} . Each mode is summarized in the function table.


A write cycle is executed whenever the low level \overline{W} overlaps with the low level \overline{S} . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \overline{W} or \overline{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \overline{W} at a high level and \overline{OE} at a low level while \overline{S} are in an active state ($\overline{S}=L$).

When setting \overline{S} at a high level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \overline{S} . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

\overline{S}	\overline{W}	\overline{OE}	Mode	DQ	I _{CC}
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Write	Data input	Active
L	H	L	Read	Data output	Active
L	H	H	Read	High-impedance	Active



MITSUBISHI LSIs
**M5M5408AFP,TP,RT-55L, -70L,-10L,
-55LL,-70LL,-10LL**

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to GND	-0.3~7	V
V _I	Input voltage		-0.3*~V _{CC} +0.3	V
V _O	Output voltage		0~V _{CC}	V
P _d	Power dissipation	T _a = 25°C	700	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-65~150	°C

* -3.0V in case of AC (Pulse width ≤ 50ns)

DC ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V _{IH}	High-level input voltage		2.2		V _{CC} +0.3	V
V _{IL}	Low-level input voltage		-0.3*		0.8	V
V _{OH}	High-level output voltage	I _{OH} = -1mA	2.4			V
		I _{OH} = -0.1mA	V _{CC} -0.5			V
V _{OL}	Low-level output voltage	I _{OL} = 2mA			0.4	V
I _I	Input leakage current	Inputs = 0~V _{CC}			±1	μA
I _O	Output leakage current	$\bar{S} = V_{IH}$ OE = V _{IH} , DQ = 0 ~V _{CC}			±1	μA
I _{CC1}	Active supply current (AC, MOS-level)	$\bar{S} \leq 0.2V$ Other inputs ≤ 0.2V or ≥ V _{CC} -0.2V DQ = open (duty 100%)	Min cycle	50	80	mA
			1MHz	25	30	
I _{CC2}	Active supply current (AC, TTL-level)	$\bar{S} = V_{IL}$ Other inputs = V _{IH} or V _{IL} DQ = open (duty 100%)	Min cycle	60	90	mA
			1MHz	30	40	
I _{CC3}	Stand-by current	$\bar{S} \geq V_{CC}-0.2V$, Other inputs = 0~V _{CC}	-L		100	μA
I _{CC4}	Stand-by current	$\bar{S} = V_{IH}$, other inputs = 0~V _{CC}	-LL	1	20	μA
					3	mA

* -3.0V in case of AC (Pulse width ≤ 50ns)

CAPACITANCE (T_a = 0~70°C, V_{CC}=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
C _I	Input capacitance	V _I = GND, V _I = 25mV rms, f = 1MHz			6	pF
C _O	Output capacitance	V _O = GND, V _O = 25mV rms, f = 1MHz			8	pF

- Note 1. Direction for current flowing into IC is indicated as positive value.
2. Typical value is for T_a=25°C and V_{CC}=5.0V
3. C_I and C_O are random samples ,not production tested.

MITSUBISHI LSIs
**M5M5408AFP,TP,RT-55L, -70L,-10L,
-55LL,-70LL,-10LL**

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$, $V_{cc}=5\text{V}\pm 10\%$, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse $V_{IH}=2.4\text{V}$, $V_{IL}=0.6\text{V}$ (AFP,TP,RT-70L,-10L,-70LL,-10LL)

$V_{IH}=3.0\text{V}$, $V_{IL}=0\text{V}$ (AFP,TP,RT-55L,-55LL)

Input rise and fall time 5ns

Output reference level $V_{OH}=V_{OL}=1.5\text{V}$

For t_{en} and t_{dis} , transition is measured $\pm 500\text{mV}$
from steady state voltage

Output loads Fig. 1; $C_L=100\text{pF}$ (AFP,TP,RT-70L,-10L,-70LL,-10LL)

$C_L=30\text{pF}$ (AFP,TP,RT-55L,-55LL)

$C_L=5\text{pF}$ (for t_{en}, t_{dis})




Fig.1 Output load

(2) READ CYCLE

Symbol	Parameter	Limits						Unit
		M5M5408AFP,TP,RT-55L,55LL		M5M5408AFP,TP,RT-70L,70LL		M5M5408AFP,TP,RT-10L,10LL		
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{CR}	Read cycle time	55		70		100		ns
$t_{a(A)}$	Address access time		55		70		100	ns
$t_{a(S)}$	Chip select access time		55		70		100	ns
$t_{a(OE)}$	Output enable access time		25		35		50	ns
$t_{dis(S)}$	Output disable time after \bar{S} high		20		25		35	ns
$t_{dis(OE)}$	Output disable time after \bar{OE} high		20		25		35	ns
$t_{en(S)}$	Output enable time after \bar{S} low	10		10		10		ns
$t_{en(OE)}$	Output enable time after \bar{OE} low	5		5		5		ns
$t_{v(A)}$	Data valid time after address change	10		10		10		ns

(3) WRITE CYCLE


Symbol	Parameter	Limits						Unit
		M5M5408AFP,TP,RT-55L,55LL		M5M5408AFP,TP,RT-70L,70LL		M5M5408AFP,TP,RT-10L,10LL		
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{cw}	Write cycle time	55		70		100		ns
$t_{w(W)}$	Write pulse width	40		50		60		ns
$t_{su(A)}$	Address set up time	0		0		0		ns
$t_{su(A-WH)}$	Address set up time with respect to \bar{W} high	50		60		80		ns
$t_{su(S)}$	Chip select set up time	50		60		80		ns
$t_{su(D)}$	Data set up time	25		30		35		ns
$t_{h(D)}$	Data hold time	0		0		0		ns
$t_{rec(W)}$	Write recovery time	0		0		0		ns
$t_{dis(W)}$	Output disable time after \bar{W} low		20		25		35	ns
$t_{dis(OE)}$	Output disable time after \bar{OE} high		20		25		35	ns
$t_{en(W)}$	Output enable time after \bar{W} high	5		5		5		ns
$t_{en(OE)}$	Output enable time after \bar{OE} low	5		5		5		ns

MITSUBISHI LSIs
**M5M5408AFP, TP, RT-55L, -70L, -10L,
 -55LL, -70LL, -10LL**


4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

(4) TIMING DIAGRAMS

Read cycle




Write cycle (\overline{WE} control mode)



MITSUBISHI LSIs
**M5M5408AFP, TP, RT-55L, -70L, -10L,
 -55LL, -70LL, -10LL**

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle (\bar{S} control mode)



Note 4: Hatching indicates the state is "don't care".

Note 5: A Write occurs during the overlap of a low \bar{S} and a low \bar{W} .

Note 6: If \bar{W} goes low simultaneously with or prior to \bar{S} , the output remains in the high-impedance state.

Note 7: Don't apply inverted phase signal externally when DQ pin is in output mode.

MITSUBISHI LSIs
**M5M5408AFP,TP,RT-55L, -70L,-10L,
 -55LL,-70LL,-10LL**

4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS
(1) ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V _{CC(PD)}	Power down supply voltage		2			V
V _{I(̄S)}	Chip select input \bar{S}	V _{CC(PD)} ≥ 2.2V	2.2			V
		2.2V ≥ V _{CC(PD)} ≥ 2.0V		V _{CC(PD)}		V
I _{CC(PD)}	Power down supply current	V _{CC} = 3V, \bar{S} ≥ V _{CC} - 0.2V, other inputs = 0~3V	-L		50	μA
			-LL		0.4	10*

* I_{CC(PD)} = 1 μA at Ta=25°C

(2) TIMING REQUIREMENTS (Ta=0~70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
t _{su(PD)}	Power down set up time		0			ms
t _{rec(PD)}	Power down recovery time		5			ms

(3) TIMING DIAGRAM

\bar{S} control mode

