# 3.3 V 1:12 LVCMOS PLL Clock Generator

The MPC9773 is a 3.3 V compatible, 1:12 PLL based clock generator targeted for high-performance low-skew clock distribution in mid-range to high-performance networking, computing, and telecom applications. With output frequencies up to 240 MHz and output skews less than 250 ps the device meets the needs of the most demanding clock applications.

#### Features

- 1:12 PLL based low-voltage clock generator
- 3.3 V power supply
- Internal power-on reset

- Generates clock signals up to 242.5 MHz
- · Maximum output skew of 250 ps
- · Differential PECL reference clock input
- Two LVCMOS PLL reference clock inputs
- · External PLL feedback supports zero-delay capability
- Various feedback and output dividers (refer to Application Section)
- · Supports up to three individual generated output clock frequencies
- Synchronous output clock stop circuitry for each individual output for power down support
- Drives up to 24 clock lines
- Ambient temperature range -40°C to +85°C
- Pin and function compatible to the MPC973
- 52-lead Pb-free package available

#### **Functional Description**

The MPC9773 utilizes PLL technology to frequency lock its outputs onto an input reference clock. Normal operation of the MPC9773 requires the connection of the PLL feedback output QFB to feedback input FB\_IN to close the PLL feedback path. The reference clock frequency and the divider for the feedback path determine the VCO frequency. Both must be selected to match the VCO frequency range. The MPC9773 features an extensive level of frequency programmability between the 12 outputs as well as the output to input relationships, for instance 1:1, 2:1, 3:1, 3:2, 4:1, 4:3, 5:1, 5:2, 5:3, 5:4, 5:6, 6:1, 8:1 and 8:3.


The QSYNC output will indicate when the coincident rising edges of the above relationships will occur. The selectability of the feedback frequency is independent of the output frequencies. This allows for very flexible programming of the input reference versus output frequency relationship. The output frequencies can be either odd or even multiples of the input reference. In addition, the output frequency can be less than the input frequency for applications where a frequency needs to be reduced by a non-binary factor. The MPC9773 also supports the 180° phase shift of one of its output banks with respect to the other output banks. The QSYNC outputs reflect the phase relationship between the QA and QC outputs and can be used for the generation of system baseline timing signals.

The REF\_SEL pin selects the LVPECL or the LVCMOS compatible inputs as the reference clock signal. Two alternative LVCMOS compatible clock inputs are provided for clock redundancy support. The PLL\_EN control selects the PLL bypass configuration for test and diagnosis. In this configuration, the selected input reference clock is routed directly to the output dividers, bypassing the PLL. The PLL bypass is fully static and the minimum clock frequency specification and all other PLL characteristics do not apply.

The outputs can be individually disabled (stopped in logic low state) by programming the serial CLOCK\_STOP interface of the MPC9773. The MPC9773 has an internal power-on reset.

The MPC9773 is fully 3.3 V compatible and requires no external loop filter components. All inputs (except PCLK) accept LVCMOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50  $\Omega$  transmission lines. For series terminated transmission lines, each of the MPC9773 outputs can drive one or two traces, giving the devices an effective fanout of 1:24. The device is pin and function compatible to the MPC973 and is packaged in a 52-lead LQFP package.

**MPC9773** 



3.3 V 1:12 LVCMOS




Figure 1. MPC9773 Logic Diagram




Figure 2. MPC9773 52-Lead Package Pinout (Top View)

# Table 1. Pin Configuration

Pin	I/O	Туре	Function
CCLK0	Input	LVCMOS	PLL reference clock
CCLK1	Input	LVCMOS	Alternative PLL reference clock
PCLK, PCLK	Input	LVPECL	Differential LVPECL reference clock
FB_IN	Input	LVCMOS	PLL feedback signal input, connect to an QFB
CCLK_SEL	Input	LVCMOS	LVCMOS clock reference select
REF_SEL	Input	LVCMOS	LVCMOS/PECL reference clock select
VCO_SEL	Input	LVCMOS	VCO operating frequency select
PLL_EN	Input	LVCMOS	PLL enable/PLL bypass mode select
MR/OE	Input	LVCMOS	Output enable/disable (high-impedance tristate) and device reset
FSEL_A[0:1]	Input	LVCMOS	Frequency divider select for bank A outputs
FSEL_B[0:1]	Input	LVCMOS	Frequency divider select for bank B outputs
FSEL_C[0:1]	Input	LVCMOS	Frequency divider select for bank C outputs
FSEL_FB[0:2]	Input	LVCMOS	Frequency divider select for the QFB output
INV_CLK	Input	LVCMOS	Clock phase selection for outputs QC2 and QC3
STOP_CLK	Input	LVCMOS	Clock input for clock stop circuitry
STOP_DATA	Input	LVCMOS	Configuration data input for clock stop circuitry
QA[0-3]	Output	LVCMOS	Clock outputs (Bank A)
QB[0-3]	Output	LVCMOS	Clock outputs (Bank B)
QC[0-3]	Output	LVCMOS	Clock outputs (Bank C)
QFB	Output	LVCMOS	PLL feedback output. Connect to FB_IN.
QSYNC	Output	LVCMOS	Synchronization pulse output
GND	Supply	Ground	Negative power supply
V <sub>CC_PLL</sub>	Supply	V <sub>CC</sub>	PLL positive power supply (analog power supply). It is recommended to use an external RC filter for the analog power supply pin $V_{CC\_PLL}$ . Please refer to applications section for details.
V <sub>CC</sub>	Supply	V <sub>CC</sub>	Positive power supply for I/O and core. All $V_{CC}$ pins must be connected to the positive power supply for correct operation

# Table 2. Function Table (Configuration Controls)

Control	Default	0	1
REF_SEL	1	Selects CCLKx as the PLL reference clock	Selects the LVPECL inputs as the PLL reference clock
CCLK_SEL	1	Selects CCLK0	Selects CCLK1
VCO_SEL	1	Selects VCO ÷ 2. The VCO frequency is scaled by a factor of 2 (low VCO frequency range).	Selects VCO ÷ 1 (high VCO frequency range)
PLL_EN	1	Test mode with the PLL bypassed. The reference clock is substituted for the internal VCO output. MPC9773 is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable.	
INV_CLK	1	QC2 and QC3 are in phase with QC0 and QC1	QC2 and QC3 are inverted (180° phase shift) with respect to QC0 and QC1
MR/OE	1	Outputs disabled (high-impedance state) and device is reset. During reset/ output disable the PLL feedback loop is open and the internal VCO is tied to its lowest frequency. The MPC9773 requires reset after any loss of PLL lock. Loss of PLL lock may occur when the external feedback path is interrupted. The length of the reset pulse should be greater than one reference clock cycle (CCLKx). The device is reset by the internal power-on reset (POR) circuitry during power-up.	Outputs enabled (active)

VCO\_SEL, FSEL\_A[0:1], FSEL\_B[0:1], FSEL\_C[0:1], FSEL\_FB[0:2] control the operating PLL frequency range and input/output frequency ratios. See Table 3 to Table 6 and the Applications Section for supported frequency ranges and output to input frequency ratios.

VCO_SEL	FSEL_A1	FSEL_A0	QA[0:3]
0	0	0	VCO ÷ 8
0	0	1	VCO ÷ 12
0	1	0	VCO ÷ 16
0	1	1	VCO ÷ 24
1	0	0	VCO ÷ 4
1	0	1	VCO ÷ 6
1	1	0	VCO ÷ 8
1	1	1	VCO ÷ 12

# Table 3. Output Divider Bank A (N<sub>A</sub>)

## Table 5. Ouput Divider Bank C (N<sub>C</sub>)

VCO_SEL	FSEL_C1	FSEL_C0	QC[0:3]
0	0	0	VCO ÷ 4
0	0	1	VCO ÷ 8
0	1	0	VCO ÷ 12
0	1	1	VCO ÷ 16
1	0	0	VCO ÷ 2
1	0	1	VCO ÷ 4
1	1	0	VCO ÷ 6
1	1	1	VCO ÷ 8

# Table 4. Output Divider Bank B (N<sub>B</sub>)

VCO_SEL	FSEL_B1	FSEL_B0	QB[0:3]
0	0	0	VCO ÷ 8
0	0	1	VCO ÷ 12
0	1	0	VCO ÷ 16
0	1	1	VCO ÷ 20
1	0	0	VCO ÷ 4
1	0	1	VCO ÷ 6
1	1	0	VCO ÷ 8
1	1	1	VCO ÷ 10

# Table 6. Output Divider PLL Feedback (M)

VCO_SEL	FSEL_FB2	FSEL_FB1	FSEL_FB0	QFB
0	0	0	0	VCO ÷ 8
0	0	0	1	VCO ÷ 12
0	0	1	0	VCO ÷ 16
0	0	1	1	VCO ÷ 20
0	1	0	0	VCO ÷ 16
0	1	0	1	VCO ÷ 24
0	1	1	0	VCO ÷ 32
0	1	1	1	VCO ÷ 40
1	0	0	0	VCO ÷ 4
1	0	0	1	VCO ÷ 6
1	0	1	0	VCO ÷ 8
1	0	1	1	VCO ÷ 10
1	1	0	0	VCO ÷ 8
1	1	0	1	VCO ÷ 12
1	1	1	0	VCO ÷ 16
1	1	1	1	VCO ÷ 20

### **Table 7. General Specifications**

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V <sub>TT</sub>	Output Termination Voltage		V <sub>CC</sub> ÷ 2		V	
MM	ESD Protection (Machine Model)	200			V	
HBM	ESD Protection (Human Body Model)	2000			V	
LU	Latch-Up Immunity	200			mA	
C <sub>PD</sub>	Power Dissipation Capacitance		12		pF	Per output
C <sub>IN</sub>	Input Capacitance		4.0		pF	Inputs

# Table 8. Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Characteristics	Min	Max	Unit	Condition
V <sub>CC</sub>	Supply Voltage	-0.3	3.9	V	
V <sub>IN</sub>	DC Input Voltage	-0.3	V <sub>CC</sub> + 0.3	V	
V <sub>OUT</sub>	DC Output Voltage	-0.3	V <sub>CC</sub> + 0.3	V	
I <sub>IN</sub>	DC Input Current		±20	mA	
I <sub>OUT</sub>	DC Output Current		±50	mA	
Τ <sub>S</sub>	Storage Temperature	-65	125	°C	

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

# Table 9. DC Characteristics (V<sub>CC</sub> = $3.3 \text{ V} \pm 5\%$ , T<sub>A</sub> = $-40^{\circ}\text{C}$ to $85^{\circ}\text{C}$ )

Symbol	Characteristics		Min	Тур	Max	Unit	Condition
V <sub>CC_PLL</sub>	PLL Supply Voltage		3.0		V <sub>CC</sub>	V	LVCMOS
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 0.3	V	LVCMOS
V <sub>IL</sub>	Input Low Voltage				0.8	V	LVCMOS
V <sub>PP</sub>	Peak-to-Peak Input Voltage	PCLK, PCLK	250			mV	LVPECL
V <sub>CMR</sub>	Common Mode Range <sup>(1)</sup>	PCLK, PCLK	1.0		V <sub>CC</sub> – 0.6	V	LVPECL
V <sub>OH</sub>	Output High Voltage		2.4			V	I <sub>OH</sub> = -24 mA <sup>(2)</sup>
V <sub>OL</sub>	Output Low Voltage				0.55 0.30	V V	I <sub>OL</sub> = 24 mA I <sub>OL</sub> = 12 mA
Z <sub>OUT</sub>	Output Impedance			14 – 17		Ω	
I <sub>IN</sub>	Input Current <sup>(3)</sup>				±200	μA	$V_{IN} = V_{CC}$ or GND
I <sub>CC_PLL</sub>	Maximum PLL Supply Current			8.0	13.5	mA	V <sub>CC_PLL</sub> Pin
I <sub>CCQ</sub>	Maximum Quiescent Supply Current				35	mA	All $V_{CC}$ Pins

1. V<sub>CMR</sub> (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V<sub>CMR</sub> range and the input swing lies within the V<sub>PP</sub> (DC) specification.

2. The MPC9773 is capable of driving 50  $\Omega$  transmission lines on the incident edge. Each output drives one 50  $\Omega$  parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, the device drives up to two 50  $\Omega$  series terminated transmission lines.

3. Inputs have pull-down resistors affecting the input current.

# Table 10. AC Characteristics (V\_{CC} = 3.3 V $\pm$ 5%, T\_A = -40°C to 85°C)<sup>(1), (2)</sup>

Symbol	Characteristics	Min	Тур	Мах	Unit	Condition
f <sub>REF</sub>	Input Reference Frequency ÷ 4 feedback	50.0		121.2	MHz	PLL locked
	÷ 6 feedback	33.3		80.8	MHz	
	÷ 8 feedback	25.0		60.6	MHz	
	÷ 10 feedback	20.0		48.5	MHz	
	÷ 12 feedback ÷ 16 feedback	16.6 12.5		40.4 30.3	MHz MHz	
	÷ 10 leeuback ÷ 20 feedback	12.5		24.2	MHz	PLL bypass
	÷ 24 feedback	8.33		20.2	MHz	I LL Dypass
	÷ 32 feedback	6.25		15.1	MHz	
	÷ 40 feedback	5.00		12.1	MHz	
	Input Reference Frequency in PLL Bypass Mode			250	MHz	
f <sub>VCO</sub>	VCO Frequency Range	200		485	MHz	
f <sub>MAX</sub>	Output Frequency ÷ 2 output	100.0		242.5	MHz	PLL locked
	÷ 4 output	50.0		121.2	MHz	
	÷ 6 output	33.3		80.8	MHz	
	÷ 8 output	25.0		60.6	MHz	
	÷ 10 output	20.0		48.5	MHz	
	÷ 12 output ÷ 16 output	16.6 12.5		40.4 30.3	MHz MHz	
	÷ 10 output ÷ 20 output	12.5		24.2	MHz	
	÷ 20 output ÷ 24 output	8.33		24.2	MHz	
f <sub>STOP_CLK</sub>	Serial Interface Clock Frequency			20	MHz	
V <sub>PP</sub>	Peak-to-Peak Input Voltage PCLK, PCLK	400		1000	mV	LVPECL
V <sub>CMR</sub>	Common Mode Range <sup>(3)</sup> PCLK, PCLK	1.2		V <sub>CC</sub> – 0.9	V	LVPECL
t <sub>PW,MIN</sub>	Input Reference Pulse Width <sup>(4)</sup>	2.0			ns	
t <sub>R</sub> , t <sub>F</sub>	CCLKx Input Rise/Fall Time <sup>(5)</sup>			1.0	ns	0.8 to 2.0 V
t <sub>(∅)</sub>	Propagation Delay (static phase offset) <sup>(6)</sup>					PLL locked
	6.25 MHz < f <sub>REF</sub> < 65.0 MHz	-3		+3	0	
	65.0 MHz < f <sub>REF</sub> < 125 MHz	-4		+4	0	
	$f_{REF} = 50 \text{ MHz} \text{ and feedback} = \div 8$	-166		+166	ps	
t <sub>SK(O)</sub>	Output-to-Output Skew <sup>(7)</sup> within QA outputs			100	ps	
	within QB outputs			100	ps	
	within QC outputs all outputs			100 250	ps	
DC	Output Duty Cycle <sup>(8)</sup>	(T÷2) –200	T÷2	(T÷2) +200	ps ps	
t <sub>R</sub> , t <sub>F</sub>	Output Rise/Fall Time	0.1	1.72	1.0	ns	0.55 to 2.4 V
t <sub>PLZ, HZ</sub>	Output Disable Time			8.0	ns	
t <sub>PZL, LZ</sub>	Output Enable Time			8.0	ns	
t <sub>JIT(CC)</sub>	Cycle-to-cycle Jitter <sup>(9)</sup>			150	ps	
t <sub>JIT(PER)</sub>	Period Jitter <sup>(10)</sup>			100	ps	
t <sub>JIT(∅)</sub>	I/O Phase Jitter RMS $(1 \sigma)^{(11)}$ ÷ 4 feedback			11	ps	(VCO = 400 MHz)
	÷ 6 feedback			86	ps	
	÷ 8 feedback			13	ps	
	÷ 10 feedback			88	ps	
	÷ 12 feedback			16	ps	
	÷ 16 feedback			19 21	ps	
	. 00 f=			1 21	115	1
	÷ 20 feedback ÷ 24 feedback				ps ps	
	÷ 20 feedback ÷ 24 feedback ÷ 32 feedback			22 27	ps ps ps	

# Table 10. AC Characteristics (V<sub>CC</sub> = $3.3 \text{ V} \pm 5\%$ , T<sub>A</sub> = $-40^{\circ}\text{C}$ to $85^{\circ}\text{C}$ )<sup>(1), (2)</sup>

Symbol	Characteristics		Min	Тур	Max	Unit	Condition
BW	PLL Closed Loop Bandwidth <sup>(12)</sup>	÷ 4 feedback		1.20 - 3.50		MHz	
		÷ 6 feedback		0.70 - 2.50		MHz	
		÷ 8 feedback		0.50 - 1.80		MHz	
		÷ 10 feedback		0.45 – 1.20		MHz	
		÷ 12 feedback		0.30 - 1.00		MHz	
		÷ 16 feedback		0.25 - 0.70		MHz	
		÷ 20 feedback		0.20 - 0.55		MHz	
		÷ 24 feedback		0.17 – 0.40		MHz	
		÷ 32 feedback		0.12 - 0.30		MHz	
		÷ 40 feedback		0.11 – 0.28		MHz	
t <sub>LOCK</sub>	Maximum PLL Lock Time				10	ms	

1. AC characteristics apply for parallel output termination of 50  $\Omega$  to V\_TT.

2. The input reference frequency must match the VCO lock range divided by the feedback divider ratio:  $f_{REF} = f_{VCO} + (M \cdot VCO\_SEL)$ .

 V<sub>CMR</sub> (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V<sub>CMR</sub> range and the input swing lies within the V<sub>PP</sub> (AC) specification. Violation of V<sub>CMR</sub> or V<sub>PP</sub> impacts static phase offset t<sub>(∅)</sub>.

4. Calculation of reference duty cycle limits:  $DC_{REF,MIN} = t_{PW,MIN} \cdot f_{REF} \cdot 100\%$  and  $DC_{REF,MAX} = 100\% - DC_{REF,MIN}$ .

The MPC9773 will operate with input rise/fall times up to 3.0 ns, but the AC characteristics, specifically t<sub>(∅)</sub>, t<sub>PW,MIN</sub>, DC and f<sub>MAX</sub> can only be guaranteed if t<sub>R</sub>, t<sub>F</sub> are within the specified range.

6. CCLKx or PCLK to FB\_IN. Static phase offset depends on the reference frequency.  $t_{(\emptyset)}[s] = t_{(\emptyset)}[^{\circ}] \div (f_{REF} \cdot 360^{\circ})$ .

7. Excluding QSYNC output. Refer to APPLICATIONS INFORMATION for part-to-part skew calculation.

8. Output duty cycle is DC =  $(0.5 \pm 200 \text{ ps} \cdot f_{OUT})$ . 100%. E.g., the DC range at  $f_{OUT}$  = 100 MHz is 48% < DC < 52%. T = output period.

9. Cycle jitter is valid for all outputs in the same divider configuration.

10. Period jitter is valid for all outputs in the same divider configuration.


11. I/O jitter is valid for a VCO frequency of 400 MHz. Refer to APPLICATIONS INFORMATION for I/O jitter vs. VCO frequency.

12. -3 dB point of PLL transfer characteristics.

# **APPLICATIONS INFORMATION**

#### **MPC9773 Configurations**

Configuring the MPC9773 amounts to properly configuring the internal dividers to produce the desired output frequencies. The output frequency can be represented by this formula:



where  $f_{REF}$  is the reference frequency of the selected input clock source (CCLKO, CCLK1 or PCLK), M is the PLL feedback divider and N is an output divider. The PLL feedback divider is configured by the FSEL\_FB[2:0] and the output dividers are individually configured for each output bank by the FSEL\_A[1:0], FSEL\_B[1:0] and FSEL\_C[1:0] inputs.

The reference frequency  $f_{REF}$  and the selection of the feedback-divider M is limited by the specified VCO frequency range.  $f_{REF}$  and M must be configured to match the VCO frequency range of 200 to 480 MHz in order to achieve stable PLL operation:

 $f_{VCO,MIN} \le (f_{REF} \cdot VCO\_SEL \cdot M) \le f_{VCO,MAX}$ The PLL post-divider VCO\_SEL is either a divide-by-one or a divide-by-two and can be used to situate the VCO into the specified frequency range. This divider is controlled by the VCO\_SEL pin. VCO\_SEL effectively extends the usable input frequency range while it has no effect on the output to reference frequency ratio.


The output frequency for each bank can be derived from the VCO frequency and output divider:

$f_{QA[0:3]} = f_{VCO} \div (VCO\_SEL \cdot N_A)$
$f_{QB[0:3]} = f_{VCO} \div (VCO\_SEL \cdot N_B)$
$f_{QC[0:3]} = f_{VCO} \div (VCO\_SEL \cdot N_C)$

Table	11.	MPC9773	Divider
-------	-----	---------	---------

Divider	Function	VCO_SEL	Values
М	PLL Feedback FSEL_FB[0:3]	÷1	4, 6, 8, 10, 12, 16
		÷2	8, 12, 16, 20, 24, 32, 40
N <sub>A</sub>	Bank A Output Divider FSEL_A[0:1]	÷1	4, 6, 8, 12
		÷2	8, 12, 16, 24
N <sub>B</sub>	Bank B Output Divider FSEL_B[0:1]	÷1	4, 6, 8, 10
		÷2	8, 12, 16, 20
N <sub>C</sub>	Bank C Output Divider FSEL_C[0:1]	÷1	2, 4, 6, 8
		÷2	4, 8, 12, 16


Table 11 shows the various PLL feedback and output dividers, and Figure 3 and Figure 4 display example configurations for the MPC9773.



MPC9773 example configuration (feedback of QFB = 33.3 MHz,  $f_{VCO}$  = 400 MHz, VCO\_SEL = ÷1, M = 12, N<sub>A</sub> = 12, N<sub>B</sub> = 4, N<sub>C</sub> = 2).

Frequency Range	Min	Max	
Input	16.6 MHz	40 MHz	
QA outputs	16.6 MHz	40 MHz	
QB outputs	50 MHz	120 MHz	
QC outputs	100 MHz	240 MHz	

Figure 3. Example Configuration



MPC9773 example configuration (feedback of QFB = 25 MHz,  $f_{VCO}$  = 250 MHz, VCO\_SEL = ÷1, M = 10, N<sub>A</sub> = 4, N<sub>B</sub> = 4, N<sub>C</sub> = 2).

Frequency Range	Min Max	
Input	20 MHz	48 MHz
QA outputs	50 MHz	120 MHz
QB outputs	50 MHz	120 MHz
QC outputs	100 MHz	240 MHz

#### Figure 4. Example Configuration

#### IDT<sup>™</sup> 3.3 V 1:12 LVCMOS PLL Clock Generator

### MPC9773 Individual Output Disable (Clock Stop) Circuitry

The individual clock stop (output enable) control of the MPC9773 allows designers, under software control, to implement power management into the clock distribution design. A simple serial interface and a clock stop control logic provides a mechanism through which the MPC9773 clock outputs can be individually stopped in the logic '0' state: The clock stop mechanism allows serial loading of a 12-bit serial input register. This register contains one programmable clock stop bit for 12 of the 14 output clocks. The QC0 and QFB outputs cannot be stopped (disabled) with the serial port.

The user can program an output clock to stop (disable) by writing logic '0' to the respective stop enable bit. Likewise, the

user may programmably enable an output clock by writing logic '1' to the respective enable bit. The clock stop logic enables or disables clock outputs during the time when the output would normally be in logic low state, eliminating the possibility of short or 'runt' clock pulses.

The user can write to the serial input register through the STOP\_DATA input by supplying a logic '0' start bit followed serially by 12 NRZ disable/enable bits. The period of each STOP\_DATA bit equals the period of the free-running STOP\_CLK signal. The STOP\_DATA serial transmission should be timed so the MPC9773 can sample each STOP\_DATA bit with the rising edge of the free-running STOP\_CLK signal. (See Figure 5.)





Figure 5. Clock Stop Circuit Programing

# **SYNC** Output Description

The MPC9773 has a system synchronization pulse output QSYNC. In configurations for which the output frequency relationships are not integer multiples of each other, QSYNC provides a signal for system synchronization purposes. The MPC9773 monitors the relationship between the A bank and the B bank of outputs. The QSYNC output is asserted (logic low) one period in duration and one period prior to the

coincident rising edges of the QA and QC outputs. The duration and the placement of the pulse is dependent on QA and QC output frequencies: the QSYNC pulse width is equal to the period of the higher of the QA and QC output frequencies. Figure 6 shows various waveforms for the QSYNC output. The QSYNC output is defined for all possible combinations of the bank A and bank C outputs.



#### **Power Supply Filtering**

The MPC9773 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the V<sub>CC PLL</sub> power supply impacts the device characteristics, for instance I/O jitter. The MPC9773 provides separate power supplies for the output buffers ( $V_{CC}$ ) and the phase-locked loop (V<sub>CC PLL</sub>) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a digital system environment where it is more difficult to minimize noise on the power supplies, a second level of isolation may be required. The simple but effective form of isolation is a power supply filter on the V<sub>CCA PLL</sub> pin for the MPC9773. Figure 7 illustrates a typical power supply filter scheme. The MPC9773 frequency and phase stability is most susceptible to noise with spectral content in the 100-kHz to 20-MHz range. Therefore, the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop across the series filter resistor R<sub>F</sub>. From the data sheet the I\_{CC\_PLL} current (the current sourced through the V\_{CC\_PLL} pin) is typically 8 mA (13.5 mA maximum), assuming that a minimum of 3.0 V must be maintained on the  $V_{CC}$  PLL pin. The resistor R<sub>F</sub> shown in Figure 7 must have a resistance of 5–10  $\Omega$  to meet the voltage drop criteria.




Figure 7. V<sub>CC PLL</sub> Power Supply Filter

The minimum values for  $R_F$  and the filter capacitor  $C_F$  are defined by the required filter characteristics: the RC filter should provide an attenuation greater than 40 dB for noise whose spectral content is above 100 kHz. In the example RC filter shown in Figure 7, the filter cut-off frequency is around 4.5 kHz and the noise attenuation at 100 kHz is better than 42 dB.

As the noise frequency crosses the series resonant point of an individual capacitor, its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Although the MPC9773 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL), there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

#### Using the MPC9773 in Zero-Delay Applications

Nested clock trees are typical applications for the MPC9773. Designs using the MPC9773 as an LVCMOS PLL fanout buffer with zero insertion delay will show significantly lower clock skew than clock distributions developed from CMOS fanout buffers. The external feedback option of the MPC9773 clock driver allows for its use as a zero delay buffer. The PLL aligns the feedback clock output edge with the clock input reference edge, resulting in a near zero delay through the device (the propagation delay through the device is virtually eliminated). The maximum insertion delay of the device in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset, I/O jitter (phase or longterm jitter), feedback path delay and the output-to-output skew error relative to the feedback output.

#### **Calculation of Part-to-Part Skew**

The MPC9773 zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs of two or more MPC9773 are connected together, the maximum overall timing uncertainty from the common CCLKx input to any output is:

 $t_{SK(PP)} = t_{(\emptyset)} + t_{SK(O)} + t_{PD, LINE(FB)} + t_{JIT(\emptyset)} * CF$ This maximum timing uncertainty consists of 4 components: static phase offset, output skew, feedback board trace delay, and I/O (phase) jitter:




Figure 8. MPC9773 Maximum Device-to-Device Skew

Due to the statistical nature of I/O jitter, an RMS value (1  $\sigma$ ) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 12.

#### Table 12. Confidence Factor CF

CF	Probability of Clock Edge within the Distribution
± 1σ	0.68268948
$\pm 2\sigma$	0.95449988
$\pm 3\sigma$	0.99730007
$\pm 4\sigma$	0.99993663
± 5σ	0.99999943
$\pm 6\sigma$	0.99999999

The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device.

Due to the frequency dependence of the static phase offset and I/O jitter, using Figure 9 to Figure 11 to predict a maximum I/O jitter and the specified  $t_{(\emptyset)}$  parameter relative to the input reference frequency results in a precise timing performance analysis.

In the following example calculation an I/O jitter confidence factor of 99.7% ( $\pm$  3 $\sigma$ ) is assumed, resulting in a worst-case timing uncertainty from the common input reference clock to any output of -455 ps to +455 ps relative to CCLK (PLL feedback = ÷8, reference frequency = 50 MHz, VCO frequency = 400 MHz, I/O jitter = 13 ps RMS max., static phase offset  $t_{(\emptyset)} = \pm 166$  ps):

 $t_{SK(PP)} = [-166ps...166ps] + [-250ps...250ps] +$ [(13ps · -3)...(13ps · 3)] + t<sub>PD. LINE(FB)</sub>  $t_{SK(PP)} = [-455ps...455ps] + t_{PD, LINE(FB)}$ 

Maximum I/O Phase Jitter versus Frequency Parameter: PLL Feedback Divider FB






Figure 9. MPC9773 I/O Jitter





Maximum I/O Phase Jitter versus Frequency Parameter: PLL Feedback Divider FB




Figure 11. MPC9773 I/O Jitter

#### **Driving Transmission Lines**

The MPC9773 clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user, the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20  $\Omega$ , the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to Freescale Semiconductor application note AN1091. In most high-performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme, either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50- $\Omega$  resistance to V<sub>CC</sub> ÷ 2.

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9773 clock driver. For the series terminated case, however, there is no DC current draw; thus the outputs can drive multiple series terminated lines. Figure 12 illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the MPC9773 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 12. Single versus Dual Transmission Lines

The waveform plots in Figure 13 show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9773 output buffer is more than sufficient to drive 50- $\Omega$  transmission lines on the incident edge. Note from the delay measurements in the simulations that a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9773. The output waveform in Figure 13 shows a step in the waveform. This step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36- $\Omega$  series resistor plus the output impedance does not

match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$V_{L} = V_{S} (Z_{0} \div (R_{S} + R_{0} + Z_{0}))$$

$$Z_{0} = 50 \Omega \parallel 50 \Omega$$

$$R_{S} = 36 \Omega \parallel 36 \Omega$$

$$R_{0} = 14 \Omega$$

$$V_{L} = 3.0 (25 \div (18+17+25))$$

$$= 1.31 V$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.6 V. It will then increment towards the quiescent 3.0 V in steps separated by one round trip delay (in this case 4.0 ns).

1. Final skew data pending specification.




Figure 13. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering; however, designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines, the situation in Figure 14 should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance, the line impedance is perfectly matched.




Figure 14. Optimized Dual Line Termination




Figure 15. CCLK MPC9773 AC Test Reference






Figure 16. PCLK MPC9773 AC Test Reference




The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

# Figure 17. Output-to-Output Skew t<sub>SK(O)</sub>




The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

#### Figure 19. Output Duty Cycle (DC)




The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

#### Figure 21. Cycle-to-Cycle Jitter




# Figure 18. Propagation Delay ( $t_{(\emptyset)}$ , Static Phase Offset) Test Reference



The deviation in  $t_0$  for a controlled edge with respect to a  $t_0\,\mbox{mean}$  in a random sample of cycles

#### Figure 20. I/O Jitter



The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles

#### Figure 22. Period Jitter






Figure 23. Output Transition Time Test Reference

# PACKAGE DIMENSIONS



# PACKAGE DIMENSIONS



PAGE 2 OF 3

# CASE 848D-03 **ISSUE F 52-LEAD LQFP PACKAGE**

NOT	ES				
1.	DIMENSIONS AND TOLERANCING PER ASME Y14.5M. 1994.				
2.	CONTROLLING DIMENSION: MILLIMETER.				
3.	DATUM PLANE H IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.				
4.	DATUMS L, M, AND N TO	BE DETERMIN	NED AT DATUM	PLANE H.	
<u>/5.</u>	DIMENSIONS TO BE DETER	RMINED AT SE	ATING PLANE	Т.	
6.	DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 PER SIDE. DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.				
A	DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.46. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07.				
© FREE	ESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	IT TO SCALE
TITLE:		1	DOCUMENT NO	+ 98ASS23228W	RE∨: F
10. 1	52LD TQFP		CASE NUMBER	848D-03	05 MAY 2005
10 X 10 PKG, 0.65 PITCH, 1.4		I,4 IHIUK	STANDARD: NO	IN-JEDEC	

PAGE 3 OF 3

## CASE 848D-03 **ISSUE F 52-LEAD LQFP PACKAGE**

# Innovate with IDT and accelerate your future networks. Contact:

# www.IDT.com

# For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

# For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA