



1-TO-4 DIFFERENTIAL CLOCK BUFFER

IDTCV143


FEATURES:

- Compliant with Intel DB400 spec
- Four differential clock pairs at 0.7V
- 50ps skew
- 50ps cycle-to-cycle jitter
- Programmable Bandwidth
- PLL bypass configurable
- Available in SSOP package

DESCRIPTION:

The CV143 differential buffer is compliant with Intel DB400 specifications. It is intended to distribute the SRC (serial reference clock) as a companion chip to the main clock of the CK409, CK410/CK410M, CK410B, etc. PLL is off in bypass mode and has no clock detect.

FUNCTIONAL BLOCK DIAGRAM



NOTE:


1. See OE_INV table for active HIGH or active LOW.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

MARCH 18, 2008

PIN CONFIGURATION



NOTE:
1. See OE_INV table for active HIGH or active LOW.

SSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Min	Max	Unit
VDDA	3.3V Core Supply Voltage		4.6	V
VDDIN	3.3V Logic Input Supply Voltage	GND - 0.5	4.6	V
TSTG	Storage Temperature	-65	+150	°C
TAMBIENT	Ambient Operating Temperature	0	+70	°C
TCASE	Case Temperature		+115	°C
ESD Prot	Input ESD Protection Human Body Model	2000		V

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

HIGH_BW# SELECTION

	HIGH_BW# = 0			HIGH_BW# = 1			Unit
	Min.	Typ.	Max.	Min.	Typ.	Max.	
PLL BW	2	3	4	0.7	1	1.4	MHz
PLL Peaking	—	1	3	—	1	3	dB

OE_INV

	OE_INV = 0	OE_INV = 1
OE_1, OE_6	Active HIGH	Active LOW
PWRDWN	Active LOW	Active HIGH
SRC_STOP	Active LOW	Active HIGH

OE FUNCTIONALITY [OE_INV = 0]

OE_1, OE_6 Pin	OE_1, OE_6 SMBus bit	DIF_1, DIF_6	DIF_1#, DIF_6#
1	1	Normal	Normal
1	0	Tristate	Tristate
0	1	Tristate	Tristate
0	0	Tristate	Tristate

OE FUNCTIONALITY [OE_INV = 1]

OE_1, OE_6 Pin	OE_1, OE_6 SMBus bit	DIF_1, DIF_6	DIF_1#, DIF_6#
1	1	Tristate	Tristate
1	0	Tristate	Tristate
0	1	Normal	Normal
0	0	Tristate	Tristate

PIN DESCRIPTION

Pin Name	Type	Pin #	Description
SRC_IN, SRC_IN#	IN, DIF	2,3	0.7V differential SRC input
DIF_[2:1], DIF_[2:1]#	OUT, DIF	6, 7, 9, 10	0.7V differential clock output
DIF_[6:5], DIF_[6:5]#	OUT, DIF	19, 20, 22, 23	0.7V differential clock output
OE_1, OE_6 ⁽¹⁾	IN	8, 21	3.3V LVTTTL input for enabling differential outputs
PLL/Bypass#	IN	12	1 = PLL mode, 0 = bypass, PLL OFF
SCL	IN	13	SMBus clock
SDA	I/O, Open Collector	14	SMBus data
PWRDWN	IN	15	3.3V LVTTTL power down (see OE_INV table)
SRC_STOP	IN	16	SRC stop (see OE_INV table)
HIGH_BW#	IN	17	0 = HIGH BW, 1 = LOW BW (see HIGH_BW# Selection table)
OE_INV	IN	25	See OE_INV table
IREF	IN	26	Reference current for differential output

NOTE:

1. OE_1 controls DIF_1/DIF_1#, and OE_6 controls DIF_6/DIF_6#.

SM PROTOCOL

INDEX BLOCK WRITE PROTOCOL

Bit	# of bits	From	Description
1	1	Master	Start
2-9	8	Master	DCh
10	1	Slave	Ack (Acknowledge)
11-18	8	Master	Register offset byte (starting byte)
19	1	Slave	Ack (Acknowledge)
20-27	8	Master	Byte count, N (0 is not valid)
28	1	Slave	Ack (Acknowledge)
29-36	8	Master	first data byte (Offset data byte)
37	1	Slave	Ack (Acknowledge)
38-45	8	Master	2nd data byte
46	1	Slave	Ack (Acknowledge)
			:
		Master	Nth data byte
		Slave	Acknowledge
		Master	Stop

INDEX BLOCK READ PROTOCOL

Master can stop reading any time by issuing the stop bit without waiting until Nth byte (byte count bit30-37).

Bit	# of bits	From	Description
1	1	Master	Start
2-9	8	Master	DCh
10	1	Slave	Ack (Acknowledge)
11-18	8	Master	Register offset byte (starting byte)
19	1	Slave	Ack (Acknowledge)
20	1	Master	Repeated Start
21-28	8	Master	DDh
29	1	Slave	Ack (Acknowledge)
30-37	8	Slave	Byte count, N (block read back of N bytes)
38	1	Master	Ack (Acknowledge)
39-46	8	Slave	first data byte (Offset data byte)
47	1	Master	Ack (Acknowledge)
48-55	8	Slave	2nd data byte
			Ack (Acknowledge)
			:
		Master	Ack (Acknowledge)
		Slave	Nth data byte
			Not acknowledge
		Master	Stop

INDEX BYTE WRITE

Setting bit[11:18] = starting address, bit[20:27] = 01h.

INDEX BYTE READ

Setting bit[11:18] = starting address. After reading back the first data byte, master issues Stop bit.

CONTROL REGISTERS

BYTE 0

Bit	Output(s) Affected	Description/Function	0	1	Type	Power On
7	PowerDown drive mode		Driven	Tri-state	RW	0
6	SRC_STOP# drive mode		Driven	Tri-state	RW	0
5	Reserved				RW	0
4	Reserved				RW	0
3	Reserved				RW	0
2	High_BW#	Logically AND with HW pin	High band width	Low band width	RW	1
1	PLL/Bypass#	Logically AND with HW pin	Bypass	PLL mode	RW	1
0	Reserved				RW	1

BYTE 1

Bit	Output(s) Affected	Description/Function	0	1	Type	Power On
7	Reserved				RW	1
6	DIFF_6	Output Enable	Tristate	Enable	RW	1
5	DIFF_5	Output Enable	Tristate	Enable	RW	1
4	Reserved				RW	1
3	Reserved				RW	1
2	DIFF_2	Output Enable	Tristate	Enable	RW	1
1	DIFF_1	Output Enable	Tristate	Enable	RW	1
0	Reserved				RW	1

BYTE 2

Bit	Output(s) Affected	Description/Function	0	1	Type	Power On
7	Reserved				RW	0
6	DIFF_6	Free Running with SRC_STOP#	Free	stopped	RW	0
5	DIFF_5	Free Running with SRC_STOP#	Free	stopped	RW	0
4	Reserved				RW	0
3	Reserved				RW	0
2	DIFF_2	Free Running with SRC_STOP#	Free	stopped	RW	0
1	DIFF_1	Free Running with SRC_STOP#	Free	stopped	RW	0
0	Reserved				RW	0

BYTE 3

Bit	Output(s) Affected	Description / Function	0	1	Type	Power On
7	Reserved				RW	
6	Reserved				RW	
5	Reserved				RW	
4	Reserved				RW	
3	Reserved				RW	
2	Reserved				RW	
1	Reserved				RW	
0	Reserved				RW	

BYTE 4

Bit	Output(s) Affected	Description / Function	0	1	Type	Power On
7		Revision ID			R	0
6		Revision ID			R	0
5		Revision ID			R	0
4		Revision ID			R	0
3		Vendor ID			R	0
2		Vendor ID			R	1
1		Vendor ID			R	0
0		Vendor ID			R	1

BYTE 62 = 30h

BYTE 63 = 14h

ELECTRICAL CHARACTERISTICS - INPUT / SUPPLY / COMMON OUTPUT PARAMETERS

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, Supply Voltage: $V_{DD} = 3.3\text{V} \pm 5\%$

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{IH}	Input HIGH Voltage	$3.3\text{V} \pm 5\%$	2	—	$V_{DD} + 0.3$	V
V_{IL}	Input LOW Voltage	$3.3\text{V} \pm 5\%$	$V_{SS} - 0.3$	—	0.8	V
I_{IH}	Input HIGH Current	$V_{IN} = V_{DD}$	-5	—	5	μA
I_{IL1}	Input LOW Current	$V_{IN} = 0\text{V}$, inputs with no pull-up resistors	-5	—	—	μA
I_{IL2}	Input LOW Current	$V_{IN} = 0\text{V}$, inputs with pull-up resistors	-200	—	—	μA
L_{PIN}	Pin Inductance ⁽²⁾		—	—	7	nH
C_{IN}	Input Capacitance ⁽²⁾	Logic inputs	—	—	5	pF
C_{OUT}		Output pin capacitance	—	—	6	

ELECTRICAL CHARACTERISTICS - DIF 0.7 CURRENT MODE DIFFERENTIAL PAIR

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, Supply Voltage: $V_{DD} = 3.3\text{V} \pm 5\%$; $C_L = 2\text{pF}$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
VHigh	Voltage High	Statistical measurement on single ended signal using oscilloscope math function.	660		850	mV
VLow	Voltage Low		-150		150	
Vovs	Max Voltage	Measurement on single ended signal using absolute value.			1150	mV
Vuds	Min Voltage		-300			
Vcross(abs)	Crossing Voltage (abs)		250		550	mV
d-Vcross	Crossing Voltage (var)	Variation of crossing over all edges			140	mV
ppm	Long Accuracy	see Tperiod min-max values			0	ppm
t _r	Rise Time	$V_{OL} = 0.175\text{V}$, $V_{OH} = 0.525\text{V}$	175		700	ps
t _f	Fall Time	$V_{OH} = 0.525\text{V}$ $V_{OL} = 0.175\text{V}$	175		700	ps
d-t _r	Rise Time Variation				125	ps
d-t _f	Fall Time Variation				125	ps
d _{t3}	Duty Cycle	Measurement from differential waveform	45	50	55	%
t _{sk3}	Skew	$V_T = 50\%$			50	ps
t _{jcy-cyc}	Jitter, Cycle to cycle	PLL mode		40	50	ps
		BYPASS mode as additive jitter		15	50	ps

NOTES:

- Parameter is guaranteed by design, but not 100% production tested.

SRC_IN 0.7V AC TIMING CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
V _{IHDIF}	Differential Input High Voltage	Differential inputs (single-ended measurement)	600	1.15	mV
V _{ILDIF}	Differential Input Low Voltage	Differential inputs (single-ended measurement)	$V_{SS} - 0.3$	300	mV
dv/dt	Input Slew Rate - DIF_IN ⁽²⁾	Measured differentially	0.4	8	V/ns
I _{IN}	Input Leakage Current	$V_{IN} = V_{DD}$, $V_{IN} = \text{GND}$	-5	5	uA
d _{tin}	Input Duty Cycle	Measurement from differential waveform	45	55	%
SRCJ _{C2ClN}	Input SRC Jitter - Cycle to Cycle	Differential Measurement		125	ps

NOTES:

- Parameter is guaranteed by design, but not 100% production tested.
- Slew rate measured through Vswing centered around differential zero.

DIF AC TIMING CHARACTERISTICS

PLL Bandwidth and Peaking

Symbol	Parameter	Min	Typ	Max	Units
T _{PROP,PLL}	SRC_IN to DIF Propagation Delay, PLL Mode ⁽¹⁾	-250	—	250	ps
T _{PROP,BYPASS}	SRC_IN to DIF Propagation Delay, Bypass Mode ⁽¹⁾	2.5	—	4.5	ns
T _{SKEW}	DIF_[7:0] Pin to Pin Skew ⁽¹⁾	—	—	250	ps
PLL bandwidth	HIGH_BW#=0 (high bandwidth) ⁽¹⁾	2	3	4	MHz
PLL bandwidth	HIGH_BW#=1 (low bandwidth) ⁽¹⁾	0.7	1	1.4	MHz
PLL Peaking	PLL Peaking ^(1,2)	—	1	3	dB
T _{CCJITTER}	Cycle to Cycle Jitter ⁽¹⁾	—	—	50	pS
Duty cycle	PLL Mode ⁽¹⁾	45	—	55	%
Duty cycle	Bypass (assume input is 50%) ⁽¹⁾	40	—	60	%

NOTES:

1. This parameter is guaranteed by design, but not 100% production tested.
2. Measured at 3dB downpoint.

OUTPUT CONTROL

Symbol	Parameter	Min	Typ	Max	Units
T _{DRIVE_PWRDWN}	CLK driven from PD De_Assertion	—	—	300	μs
T _{ACTIVE_PWRDWN}	CLK Toggling from PD De_Assertion	—	—	1	ms
T _{ACTIVE_OE}	CLK toggling from OE_[7:0] Assertion	2	—	6	Clock Periods
T _{INACTIVE_OE}	CLK Tri-stated from OE_[7:0] De_Assertion	2	—	6	Clock Periods

PWRDWN (OE_INV = 0)

The PWRDWN signal is a de-bounced signal in that its state must remain unchanged during two consecutive rising edges of DIF# to be recognized as a valid assertion or de-assertion.

PWRDWN	DIF	DIF#
1	Normal	Normal
0	Iref*2 or Float	Float

SRC_STOP (OE_INV = 0)

The SRC_STOP signal is a de-bounced signal in that its state must remain unchanged during two consecutive rising edges of DIF# to be recognized as a valid assertion or de-assertion.

SRC_STOP	DIF	DIF#
1	Normal	Normal
0	Iref*6 or Float	Float

PWRDWN (OE_INV = 1)

PWRDWN	DIF	DIF#
1	Iref*2 or Float	Float
0	Normal	Normal


SRC_STOP (OE_INV = 1)

SRC_STOP	DIF	DIF#
1	Iref*6 or Float	Float
0	Normal	Normal


SRC STOP FUNCTIONALITY

The SRC_STOP signal is an input controlling DIF[1, 2, 5, 6] and DIF[1, 2, 5, 6] # outputs. This signal can be asserted asynchronously.

SRC_STOP = DRIVEN, PWRDWN = DRIVEN




SRC_STOP = TRISTATE, PWRDWN = DRIVEN




NOTE:

- 1. The polarity depends on OE_INV.

SRC_STOP = DRIVEN, PWRDWN = TRISTATE



SRC_STOP = TRISTATE, PWRDWN = TRISTATE



NOTE:
1. The polarity depends on OE_INV.

ORDERING INFORMATION

IDTCV	XXX	XX	X		
	Device Type	Package	Grade		
				Blank	Commercial Temperature Range (0°C to +70°C)
				PY PYG	Small Shrink Outline Package SSOP - Green
				143	1-to-4 Differential Clock Buffer



CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138

for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com

for Tech Support:
pcclockhekp@idt.com