

## **Rochester Electronics Manufactured Components**

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

November 1988 Revised February 2005 74AC11 Triple 3-Input AND Gate

# FAIRCHILD

SEMICONDUCTOR®

# 74AC11 Triple 3-Input AND Gate

#### **General Description**

The AC11 contains three 3-input AND gates.

## Features

- I<sub>CC</sub> reduced by 50%
- Outputs source/sink 24 mA

#### **Ordering Code:**


Order Number	Package Number	Package Description
74AC11SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74AC11SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC11MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC11MTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC11PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

Note 1: "\_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

#### Logic Symbol

#### **Connection Diagram**





#### **Pin Descriptions**

Pin Names	Description			
A <sub>n</sub> , B <sub>n</sub> , C <sub>n</sub>	Inputs			
O <sub>n</sub>	Outputs			

FACT<sup>™</sup> is a trademark of Fairchild Semiconductor Corporation.

© 2005 Fairchild Semiconductor Corporation DS009916

www.fairchildsemi.com

74AC11

#### Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{I} = -0.5V$	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	–0.5V to V <sub>CC</sub> + 0.5V
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	–0.5V to V <sub>CC</sub> + 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	± 50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	± 50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Junction Temperature (T <sub>J</sub> )	
PDIP	140°C

#### **Recommended Operating** Conditions

Supply Voltage (V <sub>CC</sub> )	2.0V to 6.0V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	-40°C to +85°C
Minimum Input Edge Rate ( $\Delta V / \Delta t$ )	125 mV/ns
$V_{\text{IN}}$ from 30% to 70% of $V_{\text{CC}}$	
V <sub>CC</sub> @ 3.3V, 4.5V, 5.5V	

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub>	$V_{CC}$ $T_A = +25^{\circ}C$ $T_A =$		$\textbf{T}_{\textbf{A}}=-40^{\circ}\textbf{C} \text{ to } +85^{\circ}\textbf{C}$	Units	Conditions
Symbol		(V)	Typ Gua		aranteed Limits		
V <sub>IH</sub>	Minimum HIGH Level	3.0	1.5	2.1	2.1		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	3.15	3.15	V	or V <sub>CC</sub> – 0.1V
		5.5	2.75	3.85	3.85		
V <sub>IL</sub>	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or V <sub>CC</sub> – 0.1V
		5.5	2.75	1.65	1.65		
V <sub>он</sub>	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	I <sub>OH</sub> = -24 mA
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note 3)
V <sub>OL</sub>	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		$I_{OL} = 24 \text{ mA} \text{ (Note 3)}$
I <sub>IN</sub>	Maximum Input	5.5		± 0.1	± 1.0	μA	$V_I = V_{CC},$
(Note 5)	Leakage Current	0.0		± 0.1	± 1.0	Ļu (	GND
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current (Note 4)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent	5.5		2.0	20.0	μA	$V_{IN} = V_{CC}$
(Note 5)	Supply Current	5.5		2.0	20.0	port	or GND

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5:  $I_{\rm IN}$  and  $I_{\rm CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{\rm CC}.$ 

### **AC Electrical Characteristics**


Symbol	Parameter	v <sub>cc</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
		(Note 6)	Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	3.3	1.5	5.5	9.5	1.0	10.0	
		5.0	1.5	4.0	8.0	1.0	8.5	ns
t <sub>PHL</sub>	Propagation Delay	3.3	1.5	5.5	8.5	1.0	9.5	ns
		5.0	1.5	4.0	7.0	1.0	7.5	115


Note 6: Voltage Range 3.3 is 3.3V  $\pm$  0.3V Voltage Range 5.0 is 5.0V  $\pm$  0.5V

#### Capacitance


Symbol	Parameter	Тур	Units	Conditions
CIN	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	20.0	pF	$V_{CC} = 5.0V$


# 74AC11





www.fairchildsemi.com





74AC11 Triple 3-Input AND Gate

www.fairchildsemi.com