

★Under development

■ Mask ROMs

Process	Capacity	Configuration (words x bits)	* Pinout	Model No.	User's No.	Access time (ns) MAX. Cycle time (ns) MIN.	Supply current (mA) MAX.	Supply voltage (V)	Package	
CMOS	256k	32k x 8	J	LH53259D/N/T	LH-5359XX	150	25	5 ± 10%	28DIP/28SOP/28TSOP(I) Normal	
	512k	64k x 8	J	LH53517D/N/T/TR/U	LH-5317XX	150	30	5 ± 10%	28DIP/28SOP/28TSOP(I) Normal / Reverse /32QFJ	
	1M	128k x 8	J	LH531V00D/N/T/U	LH-531VXX	100	50	5 ± 10%	32DIP/32SOP/32TSOP(I) Normal/32QFJ	
			J		LH-5V1RXX	120	30	2.7 to 3.6	32SOP/32TSOP(I) Normal	
			J	LH530800AD/AN/AU	LH-531HXX	150	35	5 ± 10%	32DIP/32SOP/32QFJ	
			M	LH531000BD/BN	LH-531GXX	150	35	5 ± 10%	28DIP/28SOP	
			M		LH-531MXX	500	18	2.6 to 3.6	28SOP	
			J	LH531024D/N/U	LH-531CXX	100	75	5 ± 10%	40DIP/40SOP/44QFJ	
	2M	256k x 8	J		LH-5V2RXX	120	35	2.7 to 3.6	32SOP/32TSOP(I) Normal	
			J	LH532100BD/BN/BT/BS/BSR/BU-1	LH-532KXX	120	50	5 ± 10%	32DIP/32SOP/32TSOP(I) Normal / 32TSOP(II) Normal / Reverse /32QFJ	
			J	LH532100BD/BN/BT/BS/BSR/BU	LH-532KXX	150	50	5 ± 10%	32TSOP(II) Normal / Reverse /32QFJ	
		128k x 16	J	LH532048D/N/U	LH-532CXX	100	75	5 ± 10%	40DIP/40SOP/44QFJ	
		256k x 8 128k x 16	M	LH532600D/N/T/TR	LH-5326XX	100	75	5 ± 10%	40DIP/40SOP/48TSOP(I) Normal / Reverse	
			M		LH-5V2PXX	120	35	2.7 to 3.6	40SOP/48TSOP(I) Normal	
			M	LH532000BD/BN/BT/BTR-1	LH-532GXX	120	50	5 ± 10%	40DIP/40SOP/48TSOP(I) Normal / Reverse	
		4M	512k x 8	J	LH53H4100D/N	LH-5H41XX	80	90	5 ± 10%	32DIP/32SOP
	J			LH534700D/N	LH-5S47XX	100	75	5 ± 10%	32DIP/32SOP	
	J			★LH534700AD/AN	LH-5S4VXX	100	75	5 ± 10%	32DIP/32SOP	
	J				LH-5V4RXX	120	35	3.0 to 3.6	32SOP	
	J				LH-5V4RXX	120	35	3.0 to 3.6	32TSOP(I) Normal	
	J			LH534R00AD/AN/AS	LH-5347XX	120	65	5 ± 10%	32DIP/32SOP/32TSOP(II) Normal	
	J			★LH534R00BD/BN	LH-5S4RXX	120	65	5 ± 10%	32DIP/32SOP	
	J				LH-5V4RXX	150	35	2.7 to 3.6	32SOP/32TSOP(I) Normal	
	F			LH534A00T	LH-5S4AXX	120	65	5 ± 10%	32TSOP(I) Normal	
	F			★LH534B00AT	LH-5S4FXX	120	65	5 ± 10%	40TSOP(I) Normal	
	F			LH534B00T	LH-5S4BXX	120	60	5 ± 10%	40TSOP(I) Normal	
	F				LH-5V4BXX	150	35	3.0 to 3.6	40TSOP(I) Normal	
	256k x 16 512k x 8 256k x 16			J	★LH534096D/N/U	LH-5S4HXX	100	75	5 ± 10%	40DIP/40SOP/44QFJ
				J	LH534Y00D/N/U	LH-534YXX	120	65	5 ± 10%	40DIP/40SOP/44QFJ
		J	★LH534Y00AD/AN/AU	LH-5S4YXX	120	65	5 ± 10%	40DIP/40SOP/44QFJ		
		M	LH53B4P00D/N**	LH-5B4PXX	120[50]	100	5 ± 10%	40DIP/40SOP		
		M	LH53H4000D/N	LH-5H40XX	80	90	5 ± 10%	40DIP/40SOP		
		M	LH534600CD/CN/CT	LH-5S46XX	100	75	5 ± 10%	40DIP/40SOP/48TSOP(I) Normal		
		M		LH-5V4PXX	120	35	2.7 to 3.6	40SOP/48TSOP(I) Normal		
		M	LH534P00BD/BN/BT	LH-5S4PXX	120	65	5 ± 10%	40DIP/40SOP/48TSOP(I) Normal		
		F	★LH53F4P00N	LH-5S4GXX	120	65	5 ± 10%	44SOP		
		F		LH-5V4CXX	150	35	3.0 to 3.6	48TSOP(I) Normal*2		

★ Under development

Process	Capacity	Configuration (wordsxbits)	* Pinout	Model No.	User's No.	Access time (ns) MAX. Cycle time (ns) MIN.	Supply current (mA) MAX.	Supply voltage (V)	Package		
CMOS	8M	1M x 8	J	★LH538700AD/ANAS	LH-538VXX	100	100	5 ± 10%	32DIP/32SOP/32TSOP(II) Normal		
			J	LH538R00BD/BN/BS/BSR	LH-5387XX	120	60	5 ± 10%	32DIP/32SOP/32TSOP(II) Normal / Reverse		
			J	LH538300CD/CN/CS/CSR	LH-538NXX	150	50	5 ± 10%	32DIP/32SOP/32TSOP(II) Normal / Reverse		
		1M x 8 512k x 16	M	LH538500BD/BN/BT	LH-5D8PXX	120[50]	85	3.0 to 3.6	42DIP/44SOP		
			M	★LH538500BD/BN/BT	LH-5D8BXX	120[50]	85	3.0 to 3.6	48TSOP(I) Normal		
			M	LH538P00AD/AN*	LH-5B8GXX	120[50]	100	5 ± 10%	42DIP/44SOP		
			M	LH538600BD/BN/BT	LH-538ZXX	100	100	5 ± 10%	42DIP/44SOP/48TSOP(I) Normal		
			M	LH538P00BD/BN/BT/BTR	LH-5388XX	120	60	5 ± 10%	42DIP/44SOP/48TSOP(II) Normal / Reverse		
			M	LH538500CT	LH-5V85XX	150	35	2.7 to 3.6	44SOP/48TSOP(I) Normal		
			M	LH538500CD/CN/CT/CTR	LH-538BXX	150	50	5 ± 10%	42DIP/44SOP/48TSOP(II) Normal / Reverse		
			F	LH538700CT	LH-5G8PXX	120	35	3.0 to 3.6	56TSOP(I) Normal		
			M	★LH53B16P00AD/AN*	LH-5E7PXX	120[50]	85	3.0 to 3.6	42DIP/44SOP/48TSOP(I) Normal		
	16M	2M x 8 1M x 16	M	LH53B16P00AD/AN*	LH-5B7GXX	120[50]	120	5 ± 10%	42DIP/44SOP		
			M	LH53C16H00D/N*	LH-5C7HXX	120[50]	150	5 ± 10%	42DIP/44SOP		
			M	LH53C16P00AD/AN*	LH-5C7GXX	120[60]	150	5 ± 10%	42DIP/44SOP		
			M	LH5316600AD/AN	LH-537UXX	100	100	5 ± 10%	42DIP/44SOP		
			M	LH5316P00DD/DN	LH-537NXX	120	70	5 ± 10%	42DIP/44SOP		
			M	LH5316P00DT	LH-537ZXX	120	70	5 ± 10%	48TSOP(I) Normal		
			M	LH5316P00DT	LH-MV75XX	150	35	2.7 to 3.6	44SOP/48TSOP(I) Normal		
			F	LH5316P00DT	LH-5G7PXX	120	35	3.0 to 3.6	56TSOP(I) Normal		
			M	LH53B16R00N*	LH-5B7RXX	120[50]	180	5 ± 10%	70SSOP		
			24M	3M x 8	M	LH5324000D	LH-5360XX	150	70	5 ± 10%	42DIP
					M	LH5324C00D	LH-536CXX	120	80	5 ± 10%	42DIP
				1.5M x 16	M	LH5324A00AD	LH-536GXX	150	65	5 ± 10%	42DIP
	M	LH5324P00N			LH-536PXX	120	80	5 ± 10%	44SOP		
	3M x 8 1.5M x 16	M		LH5324P00T	LH-536DXX	120	80	5 ± 10%	48TSOP(I) Normal		
		M		LH5324P00T	LH-536DXX	120	80	5 ± 10%	48TSOP(I) Normal		
	32M	4M x 8	M	LH5332000AD	LH-5350XX	150	65	5 ± 10%	42DIP		
			M	LH5332C00AD	LH-535LXX	120	80	5 ± 10%	42DIP		
			M	LH5332A00BD	LH-535HXX	150	65	5 ± 10%	42DIP		
		2M x 16	M	LH5332A00BD	LH-ME5GXX	120[50]	100	3.0 to 3.6	44SOP		
			M	★LH5332A00BD	LH-ME5BXX	120[50]	100	3.0 to 3.6	48TSOP(I) Normal		
			M	★LH5332600AN	LH-MN5UXX	100	100	5 ± 10%	44SOP		
			M	LH5332600N	LH-MN56XX	100	100	5 ± 10%	44SOP		
			M	LH5332600T	LH-MN5FXX	100	100	5 ± 10%	48TSOP(I) Normal		
			M	LH5332P00AN	LH-535KXX	120	80	5 ± 10%	44SOP		
			M	LH5332P00AT	LH-535DXX	120	80	5 ± 10%	48TSOP(I) Normal		
			M	LH5332P00AT	LH-535DXX	120	80	5 ± 10%	48TSOP(I) Normal		
			M	LH5332P00AT	LH-MV55XX	150	35	2.7 to 3.6	44SOP		
			M	LH5332P00AT	LH-MV5BXX	150	35	2.7 to 3.6	48TSOP(I) Normal / Reverse		
			M	LH5332500CN	LH-535GXX	150	65	5 ± 10%	44SOP		
	M	LH5332500CT	LH-535BXX	150	65	5 ± 10%	48TSOP(I) Normal				
64M	8M x 8 4M x 16	M	LH5364000N	LH-MN00XX	150	70	5 ± 10%	44SOP			

※ J : JEDEC standard EPROM pinout M : Mask ROM specific pinout F : Flash Memory compatible pinout

*1 With page mode. Figures in brackets indicate access time during page mode.

*2 Nominal dimensions : 12 X 20 mm

□ : Low voltage model

T : TSOP(Type I) Normal bend TR : TSOP(Type I) Reverse bend

S : TOSP(Type II) Normal bend SR : TOSP(Type II) Reverse bend

GFJ = PLCC