

128K x 32 SRAM

SRAM MEMORY ARRAY

AVAILABLE AS MILITARY SPECIFICATIONS

- SMD 5962-95595 (-Q); SMD 5962-93187 (-P or -PN); MIL-STD-883

FEATURES

- Operation with single 5V supply
- 2V Data Retention, Low power standby
- Vastly improved I_{cc} Specs
- Access times of 12, 15, 17, 20, 25, 35, and 45 ns
- Low power CMOS
- Built in decoupling caps for low noise operation
- Organized as 128K x32; User configured as 256Kx16 or 512K x8
- TTL Compatible Inputs and Outputs

OPTIONS

Timing	Markings	Timing	Markings
12ns	-12	25ns	-25
15ns	-15	35ns	-35
17ns	-17	45ns	-45
20ns	-20		

Package

Ceramic Quad Flatpack
Pin Grid Array -8 Series


Markings

Q (No. 702); Q1
P (No. 802); PN* (No. 802)


*No connect on pins 8, 21, 28, 39

PIN ASSIGNMENT (Top View)

68 Lead CQFP (Q & Q1)



66 Lead PGA- Pins 8, 21, 28, 39 are grounds (P)



GENERAL DESCRIPTION


The AS8S128K32 is a 4 Megabit CMOS SRAM Module organized as 128Kx32-bits and user configurable to 256Kx16 or 512Kx8. The AS8S128K32 achieves high speed access, low power consumption and high reliability by employing advanced CMOS memory technology.

The military temperature grade product is suited for military applications.

The AS8S128K32 is offered in a ceramic quad flatpack module per SMD-5962-95595 with a maximum height of 0.140 inches.

This module makes use of a low profile, mutlichip module design.

This device is also offered in a 1.075 inch square ceramic pin grid array per SMD 5692-93187, which has a maximum height of 0.195 inches. This package is also a low profile, multi-chip module design reducing height requirements to a minimum.



68 Lead CQFP (BQFP) Military SMD Pinout Option

66 Lead PGA- Pins 8, 21, 28, 39 are no connects (PN)

ABSOLUTE MAXIMUM RATINGS*

Voltage of Vcc Supply Relative to Vss.....	-1V to +7V
Storage Temperature.....	-65°C to +150°C
Short Circuit Output Current(per I/O).....	20mA
Voltage on Any Pin Relative to Vss.....	-.5V to Vcc+1V
Maximum Junction Temperature**.....	+175°C

*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.

This is a stress rating only and functional operation on the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See the Application Information section at the end of this datasheet for more information.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(-55°C ≤ TA ≤ 125°C; Vcc = 5v ± 10%)

PARAMETER	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} + 0.5	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
INPUT LEAKAGE CURRENT ADD, OE	OV < V _{IN} < V _{CC}	I _{L1}	-10	-10	μA	
INPUT LEAKAGE CURRENT WE, CE	OV < V _{IN} < V _{CC}	I _{L2}	-5	5	μA	
OUTPUT LEAKAGE CURRENT I/O	Outputs(s) Disabled OV < V _{OUT} < V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4	--	V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}	--	0.4	V	1
Supply Voltage		V _{CC}	4.5	5.5	V	1

PARAMETER	CONDITIONS	SYM	MAX							UNITS	NOTES
			-12	-15	-17	-20	-25	-35	-45		
Power Supply Current: Operating	CE ≤ V _{IL} ; V _{CC} = MAX f = MAX = 1/t _{RC} (MIN) Outputs Open	I _{CC}	250	200	175	150	140	130	120	mA	3, 13 ⁽¹⁾
Power Supply Current: Standby	CE ≥ V _{IH} ; V _{CC} = MAX f = MAX = 1/t _{RC} (MIN) Outputs Open	I _{SBT1}	40	40	40	35	35	30	30	mA	(1)
	CE ≥ V _{CC} - 0.2V; V _{CC} = MAX V _{IL} ≤ V _{SS} + 0.2V; V _{IH} ≥ V _{CC} - 0.2V; f = 0 Hz	I _{SBC1}	30	30	30	30	30	30	30	mA	(2)
	CE > V _{CC} - 0.2V; V _{CC} = MAX V _{IL} < V _{SS} + 0.2V; V _{IH} > V _{CC} - 0.2V; f = 0 Hz "L" Version Only	I _{SBC2}	20	20	20	20	20	20	20	mA	(2)

NOTE: 1) Address switching sequence A, A+1, A+2, etc.
2) 1/2 input at HIGH, 1/2 input at LOW.

CAPACITANCE TABLE ($V_{IN} = 0V$, $f = 1\text{ MHz}$, $T_A = 25^\circ\text{C}$)

SYMBOL	PARAMETER	MAX	UNITS	NOTES
C_{ADD}	A0 - A18 Capacitance	40	pF	4
C_{OE}	OE\ Capacitance	40	pF	4
C_{WE}, C_{CE}	WE\ and CE\ Capacitance	20	pF	4
C_{IO}	I/O 0- I/O 31 Capacitance	20	pF	4

TRUTH TABLE					
MODE	OE\	CE\	WE\	I/O	POWER
Read	L	L	H	Q	ACTIVE
Write	X	L	L	D	ACTIVE
Standby	X	H	X	HIGH Z	STANDBY
Not Selected	H	L	H	HIGH Z	ACTIVE

AC TEST CONDITIONS




Figure 1

TEST SPECIFICATIONS

Input pulse levels.....VSS to 3V
 Input rise and fall times.....5ns
 Input timing reference levels.....1.5V
 Output reference levels.....1.5V
 Output load.....See Figures 1

NOTES:

V_z is programmable from -2V to + 7V.
 I_{OL} and I_{OH} programmable from 0 to 16 mA.
 V_z is typically the midpoint of V_{OH} and V_{OL} .
 I_{OL} and I_{OH} are adjusted to simulate a typical resistive load circuit.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 5) ($-55^{\circ}\text{C} \leq \text{TA} \leq 125^{\circ}\text{C}$; $V_{\text{CC}} = 5\text{V} \pm 10\%$)

DESCRIPTION	SYMBOL	-12		-15		-17		-20		-25		-35		-45		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
READ CYCLE																	
READ cycle time	^t RC	12		15		17		20		25		35		45		ns	
Address access time	^t AA		12		15		17		20		25		35		45	ns	
Chip enable access time	^t ACE		12		15		17		20		25		35		45	ns	
Output hold from address change	^t OH	2		2		2		2		2		2		2		ns	
Chip enable to output in Low-Z	^t LZCE	2		2		2		2		2		2		2		ns	4, 6, 7
Chip disable to output in High-Z	^t HZCE		6.5		7		8		9		10		14		15	ns	4, 6, 7
Chip enable to power-up time	^t PU	0		0		0		0		0		0		0			4
Chip disable to power-down time	^t PD		12		15		17		20		25		35		45		4
Output enable access time	^t AOE		5.5		6		7		7		8		12		12	ns	
Output enable to output in Low-Z	^t LZOE	0		0		0		0		0		0		0		ns	4, 6
Output disable to output in High-Z	^t HZOE		6		6		7		7		9		12		12	ns	4, 6, 7
WRITE CYCLE																	
WRITE cycle time	^t WC	12		15		17		20		25		35		45		ns	
Chip enable to end of write	^t CW	10		12		12		15		17		20		22		ns	
Address valid to end of write	^t AW	10		12		12		15		17		20		22		ns	
Address setup time	^t AS	0		0		0		0		0		0		0		ns	
Address hold from end of write	^t AH	1		1		1		1		1		1		1		ns	
WRITE pulse width	^t WP1	10 ¹		12 ¹		12 ¹		15		17		20		20		ns	
WRITE pulse width	^t WP2	10 ¹		12 ¹		12 ¹		15		17		20		20		ns	
Data setup time	^t DS	7		8		9		10		12		15		15		ns	
Data hold time	^t DH	0		0		0		0		0		0		0		ns	
Write disable to output in Low-z	^t LZWE	2		2		2		2		2		2		2		ns	4, 6, 7
Write enable to output in High-Z	^t HZWE		6.5		7		9		10		11		14		15	ns	4, 6, 7

NOTES:


1) Spec listed is for OE\ = HIGH condition. For OE\ = LOW condition ^tWP1 = ^tWP2 = 15 ns MIN.

NOTES


- All voltages referenced to V_{SS} (GND).
- 3v for pulse width <20ns.
- ICC is dependent on output loading and cycle rates.
The specified value applies with the outputs open, and $f = \frac{1}{t_{RC(MIN)}} \text{ Hz}$.
- This parameter is sampled.
- Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- t_{HZCE} , t_{HZOE} and t_{HZWE} are specified with $C_L = 5\text{pF}$ as in Fig. 2. Transition is measured +/- 200 mV typical from steady state coltage, allowing for actual tester RC time constant.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , and t_{HZWE} is less than t_{LZWE} .
- ?W/E is HIGH for READ cycle.
- Device is continuously selected. Chip enables and output enable are held in their active state.
- Address valid prior to or coincident with latest occurring chip enable.
- $t_{RC} = \text{READ cycle time}$.
- Chip enable (?C/E) and write enable (?W/E) can initiate and terminate a WRITE cycle.
- 32 bit operation

DESCRIPTION	CONDITIONS		SYMBOL	MIN	MAX	UNITS	NOTES
V_{CC} for Retention Data			V_{DR}	2	--	V	
Data Retention Current	$CE \setminus \geq V_{CC} - 0.2V$	$V_{CC} = 2.0V$	I_{CCDR}	--	10	mA	
	$V_{IN} \geq V_{CC} - 0.2V$	$V_{CC} = 3V$	I_{CCDR}	--	12	mA	
Chip Deselect to Data Retention Time			t_{CDR}	0	--	ns	4
Operation Recovery Time			t_R	t_{RC}		ns	4, 11


LOW V_{CC} DATA RETENTION WAVEFORM




READ CYCLE NO. 1^(8,9)




READ CYCLE NO. 2^(7,8,10)



WRITE CYCLE NO. 1
 (Chip Enable Controlled)




WRITE CYCLE NO. 2
 (Write Enable Controlled)



MECHANICAL DEFINITIONS*

Micross Case #702 (Package Designator Q)
SMD 5962-95595, Case Outline M




SYMBOL	MICROSS SPECIFICATIONS	
	MIN	MAX
A	0.123	0.200
A1	0.118	0.186
A2	0.005	0.015
B	0.010 REF	
b	0.013	0.017
D	0.800 BSC	
D1	0.870	0.890
D2	0.980	1.000
E	0.936	0.956
e	0.505 BSC	
R	0.010 TYP	
L1	0.035	0.045

*All measurements are in inches.

MECHANICAL DEFINITIONS*

Micross Case (Package Designator Q1)
SMD 5962-95595, Case Outline A




SYMBOL	SMD SPECIFICATIONS	
	MIN	MAX
A	---	0.200
A1	0.054	---
b	0.013	0.017
B	0.010 TYP	
c	0.009	0.012
D/E	0.980	1.000
D1/E1	0.870	0.890
D2/E2	0.800 BSC	
e	0.050 BSC	
L	0.035	0.045
R	0.010 TYP	

*All measurements are in inches.

MECHANICAL DEFINITIONS*

Micross Case #802 (Package Designator P & PN)
SMD 5962-93187, Case Outline 4 and 5



SYMBOL	SMD SPECIFICATIONS	
	MIN	MAX
A	0.135	0.195
A1	0.025	0.035
ϕb	0.016	0.020
$\phi b1$	0.045	0.055
$\phi b2$	0.065	0.075
D	1.064	1.086
D1/E1	1.000 BSC	
D2	0.600 BSC	
e	0.100 BSC	
L	0.145	0.155

*All measurements are in inches.

ORDERING INFORMATION

EXAMPLE: AS8S128K32Q-25/XT

Device Number	Package Type	Speed ns	Process
AS8S128K32	Q	-12	/*
AS8S128K32	Q	-15	/*
AS8S128K32	Q	-17	/*
AS8S128K32	Q	-20	/*
AS8S128K32	Q	-25	/*
AS8S128K32	Q	-35	/*
AS8S128K32	Q	-45	/*

EXAMPLE: AS8S128K32Q1-15/IT

Device Number	Package Type	Speed ns	Process
AS8S128K32	Q1	-12	/*
AS8S128K32	Q1	-15	/*
AS8S128K32	Q1	-17	/*
AS8S128K32	Q1	-20	/*
AS8S128K32	Q1	-25	/*
AS8S128K32	Q1	-35	/*
AS8S128K32	Q1	-45	/*

EXAMPLE: AS8S128K32PN-20/883C

Device Number	Package Type	Speed ns	Process
AS8S128K32	P	-12	/*
AS8S128K32	PN	-12	/*
AS8S128K32	P	-15	/*
AS8S128K32	PN	-15	/*
AS8S128K32	P	-17	/*
AS8S128K32	PN	-17	/*
AS8S128K32	P	-20	/*
AS8S128K32	PN	-20	/*
AS8S128K32	P	-25	/*
AS8S128K32	PN	-25	/*
AS8S128K32	P	-35	/*
AS8S128K32	PN	-35	/*
AS8S128K32	P	-45	/*
AS8S128K32	PN	-45	/*

*AVAILABLE PROCESSES

IT = Industrial Temperature Range
 XT = Extended Temperature Range
 883C = Full Military Processing

-40°C to +85°C
 -55°C to +125°C
 -55°C to +125°C

PACKAGE NOTES

P = Pins 8, 21, 28, and 39 are grounds.
 PN = Pins 8, 21, 28, and 39 are no connects.

MICROSS TO DSCC PART NUMBER CROSS REFERENCE

Micross Package Designator Q

Micross Part #	SMD Part #
AS8S128K32Q-55/883C	5962-9559505HMA
AS8S128K32Q-55/883C	5962-9559505HMC
AS8S128K32Q-45/883C	5962-9559506HMA
AS8S128K32Q-45/883C	5962-9559506HMC
AS8S128K32Q-35/883C	5962-9559507HMA
AS8S128K32Q-35/883C	5962-9559507HMC
AS8S128K32Q-25/883C	5962-9559508HMA
AS8S128K32Q-25/883C	5962-9559508HMC
AS8S128K32Q-20/883C	5962-9559509HMA
AS8S128K32Q-20/883C	5962-9559509HMC
AS8S128K32Q-17/883C	5962-9559510HMA
AS8S128K32Q-17/883C	5962-9559510HMC

Micross Part #	SMD Part #
AS8S128K32Q-55/883C	5962-9559512HMA
AS8S128K32Q-55/883C	5962-9559512HMC
AS8S128K32Q-45/883C	5962-9559513HMA
AS8S128K32Q-45/883C	5962-9559513HMC
AS8S128K32Q-35/883C	5962-9559514HMA
AS8S128K32Q-35/883C	5962-9559514HMC
AS8S128K32Q-25/883C	5962-9559515HMA
AS8S128K32Q-25/883C	5962-9559515HMC
AS8S128K32Q-20/883C	5962-9559516HMA
AS8S128K32Q-20/883C	5962-9559516HMC
AS8S128K32Q-17/883C	5962-9559517HMA
AS8S128K32Q-17/883C	5962-9559517HMC

Micross Package Designator Q1

Micross Part #	SMD Part #
AS8S128K32Q1-55/883C	5962-9559505HAA
AS8S128K32Q1-55/883C	5962-9559505HAC
AS8S128K32Q1-45/883C	5962-9559506HAA
AS8S128K32Q1-45/883C	5962-9559506HAC
AS8S128K32Q1-35/883C	5962-9559507HAA
AS8S128K32Q1-35/883C	5962-9559507HAC
AS8S128K32Q1-25/883C	5962-9559508HAA
AS8S128K32Q1-25/883C	5962-9559508HAC
AS8S128K32Q1-20/883C	5962-9559509HAA
AS8S128K32Q1-20/883C	5962-9559509HAC
AS8S128K32Q1-17/883C	5962-9559510HAA
AS8S128K32Q1-17/883C	5962-9559510HAC

Micross Part #	SMD Part #
AS8S128K32Q1-55/883C	5962-9559512HAA
AS8S128K32Q1-55/883C	5962-9559512HAC
AS8S128K32Q1-45/883C	5962-9559513HAA
AS8S128K32Q1-45/883C	5962-9559513HAC
AS8S128K32Q1-35/883C	5962-9559514HAA
AS8S128K32Q1-35/883C	5962-9559514HAC
AS8S128K32Q1-25/883C	5962-9559515HAA
AS8S128K32Q1-25/883C	5962-9559515HAC
AS8S128K32Q1-20/883C	5962-9559516HAA
AS8S128K32Q1-20/883C	5962-9559516HAC
AS8S128K32Q1-17/883C	5962-9559517HAA
AS8S128K32Q1-17/883C	5962-9559517HAC

Micross Package Designator P & PN

Micross Part #	SMD Part #
AS8S128K32P-55/883C	5962-9318705H5A
AS8S128K32P-55/883C	5962-9318705H5C
AS8S128K32P-45/883C	5962-9318706H5A
AS8S128K32P-45/883C	5962-9318706H5C
AS8S128K32P-35/883C	5962-9318707H5A
AS8S128K32P-35/883C	5962-9318707H5C
AS8S128K32P-25/883C	5962-9318708H5A
AS8S128K32P-25/883C	5962-9318708H5C
AS8S128K32P-20/883C	5962-9318709H5A
AS8S128K32P-20/883C	5962-9318709H5C
AS8S128K32P-17/883C	5962-9318710H5A
AS8S128K32P-17/883C	5962-9318710H5C

Micross Part #	SMD Part #
AS8S128K32PN-55/883C	5962-9318705H4A
AS8S128K32PN-55/883C	5962-9318705H4C
AS8S128K32PN-45/883C	5962-9318706H4A
AS8S128K32PN-45/883C	5962-9318706H4C
AS8S128K32PN-35/883C	5962-9318707H4A
AS8S128K32PN-35/883C	5962-9318707H4C
AS8S128K32PN-25/883C	5962-9318708H4A
AS8S128K32PN-25/883C	5962-9318708H4C
AS8S128K32PN-20/883C	5962-9318709H4A
AS8S128K32PN-20/883C	5962-9318709H4C
AS8S128K32PN-17/883C	5962-9318710H4A
AS8S128K32PN-17/883C	5962-9318710H4C

Please note, -15 not currently available on the SMD's.

DOCUMENT TITLE

128K x 32 SRAM, SRAM MEMORY ARRAY

REVISION HISTORY

<u>Rev #</u>	<u>History</u>	<u>Release Date</u>	<u>Status</u>																																																												
4.2	Updated iCCDR(2V) limit from 6mA to 8mA	June 2008	Release																																																												
4.3	Added Micross Information	January 2010	Release																																																												
4.4	Page 3, 4 & 5 changes:	June 2011	Release																																																												
	<table border="0"> <thead> <tr> <th></th> <th><u>From</u></th> <th><u>To</u></th> </tr> </thead> <tbody> <tr> <td>•I_{CC} (mA)</td> <td></td> <td></td> </tr> <tr> <td>-15</td> <td>700</td> <td>200</td> </tr> <tr> <td>-17</td> <td>650</td> <td>175</td> </tr> <tr> <td>-20</td> <td>600</td> <td>150</td> </tr> <tr> <td>-25</td> <td>560</td> <td>140</td> </tr> <tr> <td>-35</td> <td>520</td> <td>130</td> </tr> <tr> <td>-45</td> <td>500</td> <td>120</td> </tr> <tr> <td>•I_{SBT1} (mA)</td> <td></td> <td></td> </tr> <tr> <td>-15</td> <td>260</td> <td>40</td> </tr> <tr> <td>-17</td> <td>220</td> <td>40</td> </tr> <tr> <td>-20</td> <td>200</td> <td>35</td> </tr> <tr> <td>-25</td> <td>180</td> <td>35</td> </tr> <tr> <td>-35</td> <td>160</td> <td>30</td> </tr> <tr> <td>-45</td> <td>150</td> <td>30</td> </tr> <tr> <td>•I_{SBC1} (mA)</td> <td>40</td> <td>30</td> </tr> <tr> <td>•I_{SBC2} (mA)</td> <td>24</td> <td>20</td> </tr> <tr> <td>•2V I_{CCDR} (mA)</td> <td>6</td> <td>10</td> </tr> <tr> <td>•3V I_{CCDR} (mA)</td> <td>11.6</td> <td>12</td> </tr> <tr> <td>•t_{DH} (ns)</td> <td>1</td> <td>0</td> </tr> </tbody> </table>		<u>From</u>	<u>To</u>	• I_{CC} (mA)			-15	700	200	-17	650	175	-20	600	150	-25	560	140	-35	520	130	-45	500	120	• I_{SBT1} (mA)			-15	260	40	-17	220	40	-20	200	35	-25	180	35	-35	160	30	-45	150	30	• I_{SBC1} (mA)	40	30	• I_{SBC2} (mA)	24	20	•2V I_{CCDR} (mA)	6	10	•3V I_{CCDR} (mA)	11.6	12	• t_{DH} (ns)	1	0		
	<u>From</u>	<u>To</u>																																																													
• I_{CC} (mA)																																																															
-15	700	200																																																													
-17	650	175																																																													
-20	600	150																																																													
-25	560	140																																																													
-35	520	130																																																													
-45	500	120																																																													
• I_{SBT1} (mA)																																																															
-15	260	40																																																													
-17	220	40																																																													
-20	200	35																																																													
-25	180	35																																																													
-35	160	30																																																													
-45	150	30																																																													
• I_{SBC1} (mA)	40	30																																																													
• I_{SBC2} (mA)	24	20																																																													
•2V I_{CCDR} (mA)	6	10																																																													
•3V I_{CCDR} (mA)	11.6	12																																																													
• t_{DH} (ns)	1	0																																																													
	•Added -12 speed option, page 1, 2, 4 & 11																																																														
	•Deleted I_{SBT2} spec due to redundancy																																																														
4.5	Added 68 Lead CQFP (BQFP) Military SMD Pinout Option	August 2013	Release																																																												