

## QUADRUPLE R/S LATCH WITH 3-STATE OUTPUTS

The HEF4043B is a quadruple R/S latch with 3-state outputs with a common output enable input (EO). Each latch has an active HIGH set input ( $S_0$  to  $S_3$ ), an active HIGH reset input ( $R_0$  to  $R_3$ ) and an active HIGH 3-state output ( $O_0$  to  $O_3$ ).

When EO is HIGH, the state of the latch output ( $O_n$ ) can be determined from the function table below. When EO is LOW, the latch outputs are in the high impedance OFF-state. EO does not affect the state of the latch.

The high impedance off-state feature allows common busing of the outputs.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4043BP(N): 16-lead DIL; plastic (SOT38-1)

HEF4043BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)

HEF4043BT(D): 16-lead SO; plastic (SOT109-1)

( ): Package Designator North America

## PINNING

EO	common output enable input		
$S_0$ to $S_3$	set inputs (active HIGH)		
$R_0$ to $R_3$	reset inputs (active HIGH)		
$O_0$ to $O_3$	3-state buffered latch outputs		

## FUNCTION TABLE

inputs			output $O_n$
EO	$S_n$	$R_n$	
L	X	X	Z
H	L	H	L
H	H	X	H
H	L	L	latched

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state immaterial

Z = high impedance state

## FAMILY DATA

see Family  
Specifications

I<sub>DD</sub> LIMITS category MSI




Fig. 3 Logic diagram.






Fig. 4 Logic diagram (one latch).

## A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays						
$R_n \rightarrow O_n$ HIGH to LOW	5			90	180 ns	$63 \text{ ns} + (0.55 \text{ ns/pF}) C_L$
	10	tPHL		35	70 ns	$24 \text{ ns} + (0.23 \text{ ns/pF}) C_L$
	15			25	50 ns	$17 \text{ ns} + (0.16 \text{ ns/pF}) C_L$
$S_n \rightarrow O_n$ LOW to HIGH	5			65	135 ns	$38 \text{ ns} + (0.55 \text{ ns/pF}) C_L$
	10	tPLH		25	50 ns	$14 \text{ ns} + (0.23 \text{ ns/pF}) C_L$
	15			15	35 ns	$7 \text{ ns} + (0.16 \text{ ns/pG}) C_L$
Output transition times	5			60	120 ns	$10 \text{ ns} + (1.0 \text{ ns/pF}) C_L$
	10	tTHL		30	60 ns	$9 \text{ ns} + (0.42 \text{ ns/pF}) C_L$
HIGH to LOW	15			20	40 ns	$6 \text{ ns} + (0.28 \text{ ns/pF}) C_L$
	5			60	120 ns	$10 \text{ ns} + (1.0 \text{ ns/pF}) C_L$
LOW to HIGH	10	tTLH		30	60 ns	$9 \text{ ns} + (0.42 \text{ ns/pF}) C_L$
	15			20	40 ns	$6 \text{ ns} + (0.28 \text{ ns/pF}) C_L$
3-state propagation delays						
Output disable times						
$EO \rightarrow O_n$ HIGH	5			45	90 ns	
	10	tPHZ		20	35 ns	
	15			10	25 ns	
	5			50	100 ns	
LOW	10	tPLZ		20	40 ns	
	15			10	25 ns	
Output enable times						
$EO \rightarrow O_n$ HIGH	5			25	50 ns	
	10	tPZH		15	30 ns	
	15			10	25 ns	
	5			40	80 ns	
LOW	10	tPZL		20	45 ns	
	15			15	35 ns	
Minimum $S_n$ pulse width; HIGH	5		30	15	ns	
	10	tWSH	20	10	ns	
	15		16	8	ns	
Minimum $R_n$ pulse width; HIGH	5		30	15	ns	
	10	tWRH	20	10	ns	
	15		16	8	ns	
						see also waveforms Fig. 5

	$V_{DD}$ V	typical formula for P ( $\mu\text{W}$ )	where
Dynamic power dissipation per package (P)	5	$1100 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$
	10	$4400 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_o = \text{output freq. (MHz)}$
	15	$11400 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$C_L = \text{load capacitance (pF)}$ $\Sigma(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$



7273768.1

**Fig. 5 Waveforms showing minimum S<sub>n</sub> and R<sub>n</sub> pulse widths.**

#### **APPLICATION INFORMATION**

An example of application for the HEF4043B is:

- Four-bit storage with output enable