SN74ALVCH16952 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCES011D - JULY 1995 - REVISED FEBRUARY 1999

- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 16-bit registered transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16952 contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. This device can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16952 is characterized for operation from -40° C to 85°C.

DGG, DGV, OR DL PACKAGE (TOP VIEW)									
	TOP VI 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23								
GND 2CLKENAB 2CLKAB	25 26 27	32 GND 31 2 <u>CLKENBA</u> 30 2CLKBA							
20EAB	28	29 20EBA							

Widebus and EPIC are trademarks of Texas Instruments Incorporated.



FUNCTION TABLE[†]


	OUTPUT			
CLKENAB	CLKAB	OEAB	Α	В
н	Х	L	Х	в ₀ ‡
Х	L	L	Х	в ₀ ∓ в₀‡
L	\uparrow	L	L	L
L	\uparrow	L	Н	н
Х	Х	Н	Х	Z

[†] A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.

[‡]Level of B before the indicated steady-state input conditions were established




logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Seven Other Channels



SN74ALVCH16952 **16-BIT REGISTERED TRANSCEIVER** WITH 3-STATE OUTPU

SCES011D - JULY 1995 - REVISED FEBRUARY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} -0.5 \ V \ to \ 4.6 \ V \\ to \ V_{CC} + 0.5 \ V \ V \ V \ V \ V \ V \ V \ V \ V \ $
DL package – Storage temperature range, T _{stg}	
5	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed...

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
Maria		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
		V _{CC} = 1.65 V		-4		
1	High-level output current	V _{CC} = 2.3 V		-12		
ЮН		$V_{CC} = 2.7 V$		-12	mA	
		$V_{CC} = 3 V$		-24		
		V _{CC} = 1.65 V		4		
Le.	Low lovel output ourrent	V _{CC} = 2.3 V		12	~ ^	
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24		
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V	
Т _А	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical	characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise	noted)					-	-	-

PAR	AMETER	TEST C	ONDITIONS	Vcc	MIN	түр†	MAX	UNIT
		I _{OH} = –100 μA		1.65 V to 3.6 V	V _{CC} -0.	2		
		I _{OH} = -4 mA	1.65 V	1.2				
VOH		I _{OH} = -6 mA		2.3 V	2			
Vон			2.3 V	1.7			V	
	I _{OH} = -12 mA		2.7 V	2.2				
			3 V	2.4				
		I _{OH} = -24 mA		3 V	2			
		l _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
		I _{OL} = 4 mA		1.65 V			0.45	
Max		I _{OL} = 6 mA	2.3 V			0.4	V	
VOL		10	2.3 V			0.7	v	
		I _{OL} = 12 mA	2.7 V			0.4		
		I _{OL} = 24 mA	3 V			0.55		
lj		V _I = V _{CC} or GND		3.6 V			±5	μA
		V _I = 0.58 V	1.65 V	25				
		V _I = 1.07 V		1.65 V	-25			
		V _I = 0.7 V	2.3 V	45				
ll(hold)		V _I = 1.7 V		2.3 V	-45			μA
()		V _I = 0.8 V		3 V	75			
		V _I = 2 V		3 V	-75			
		$V_{I} = 0$ to 3.6 V [‡]		3.6 V			±500	
IOZ§		V _O = V _{CC} or GND		3.6 V			±10	μA
ICC		$V_{I} = V_{CC}$ or GND,	I _O = 0	3.6 V			40	μA
∆ICC		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA
Ci	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.3 V		3.5		pF
	A or B ports	$V_0 = V_{CC}$ or GND		3.3 V		8.5		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. § For I/O ports, the parameter IOZ includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			V _{CC} =	1.8 V	۲ <mark>۰۵</mark> × V _{CC} =	2.5 V 2 V	V _{CC} =	2.7 V	۲ <mark>0.3 V_{CC} =</mark>	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			¶		150		150		150	MHz
+	Pulse duration	CLKEN high	¶		3.3		3.3		3.3		20
^t w	Fuise duration	CLK high or low	¶		3.3		3.3		3.3		ns
	Cotup time	Data before CLK	¶		1.7		1.9		1.5		
^t su	Setup time	CLKEN before CLK	¶		1.2		1		1		ns
4	Hold time	Data after CLK	¶		0.6		0.6		0.8		
^t h		CLKEN after CLK	¶		1.1		0.9		1.1		ns

 \P This information was not available at the time of publication.



switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
fmax			†		150		150		150		MHz
^t pd	CLK	A or B		†	1	4.1		4.6	1	3.9	ns
ten	OEBA or OEAB	A or B		†	1	5.4		5.3	1	4.4	ns
^t dis	\overline{OEBA} or \overline{OEAB}	A or B		†	1	5.3		4.4	1.1	4	ns

[†] This information was not available at the time of publication.

operating characteristics, $T_A = 25^{\circ}C$


PARAMETER			TEST CO	ONDITIONS	V _{CC} = 1.8 V			UNIT
				TYP	TYP	TYP		
	Power dissipation	Outputs enabled	$C_{1} = 0$	f _ 10 MH-	†	53	71	۶E
C _{pd}	capacitance	Outputs disabled	C _L = 0,	f = 10 MHz	†	34	40	pF

[†] This information was not available at the time of publication.



SN74ALVCH16952 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS


SCES011D - JULY 1995 - REVISED FEBRUARY 1999



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms






- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PIH} and t_{PHI} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH16952 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCES011D - JULY 1995 - REVISED FEBRUARY 1999



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

E. t_{PIZ} and t_{PHZ} are the same as t_{dis} .

F. tpzL and tpzH are the same as t_{en} .

G. t_{PLH} and t_{PHL} are the same as t_{pd} .

