

CMOS HIGH-SPEED STATIC RAM 72K (8K X 9-BIT)

ADVANCE INFORMATION IDT7169S IDT7169L

FEATURES:

- 8192-words x 9-bits organization
- JEDEC standard 28-pin DIP, SOJ, and 32-Pin LCC
- · Fast access time:
 - Commercial: 20/25/35ns (max.)
 - Military: 25/35/45/55ns (max.)
- · Battery backup operation
 - 2V data retention (L-version only)
- Produced with advanced CEMOS™ high-performance technology
- Single 5V power supply
- Inputs and outputs directly TTL-compatible
- Military product available compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT7169 is a 73,728-bit high-speed static RAM organized as 8K x 9. It is fabricated using IDT's high-performance, high-reliability CEMOS™ technology.


The IDT7169 offers address access times as fast as 15ns. The ninth bit is optimal for systems using parity.

All inputs and outputs of the IDT7169 are TTL-compatible. The device has 2 chip selects for simplified address decoding.

The IDT7169 is packaged in an industry standard 300-mil 28-pin ceramic and plastic DIP and SOJ, along with a 32-pin LCC package.


Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS





TRUTH TABLE(1)

CS ₂	ČS ₁	ŌĒ	WE	I/O	Function
_X	Н	Х	Х	High Z	Deselect chip, Power down
L	Х	Х	Х	Hìgh Z	Deselct chip
Н	L	L	н	Dout	Read
Н	L	Х	L	Din	Write
Н	L	Н	Н	High Z	Outputs Disabled

NOTE:

1. H = ViH, L = ViL, X = Don't Care

2975 tbl 01

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-65 to +135	°C
Юит	DC Output Current	50	50	mA

NOTE:

2975 tbl 02

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = OV	8	pF
Соит	Output Capacitance	Vout = 0V	8	ρF

NOTE:

2975 tbl 03

 This parameter is determined by device characterization, but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	οV	5V ± 10%
Commercial	0°C to +70°C	ov	5V ± 10%

2975 tbl 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol Parameter		Min.	Тур.	Max.	Unit
Vcc Supply Voltage		4.5	5.0	5.5	V
GND	GND Supply Voltage		0	0	٧
VIH	ViH Input High Voltage		-	6.0	٧
VIL	Input Low Voltage		_	0.8	٧

NOTE:

2975 tbl 04

1. VIL = -3.0V for pulse width less than 20ns.

5

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

			7169S20 7169L20		7169S25 7169L25		7169S35 7169L35		7169S45/55 7169L45/55		
Symbol	Parameter	Power	Com'l.	MII.	Com'l.	Mil.	Com'i.	Mil.	Com'l.	Mil.	Unit
ICC1	Operating Power Supply Current	S	90	-	90	110	90	100	_	100	mA
[CS1 = VIL, Outputs Open, CS2 = VIH VCC = Max., f = 0 ⁽²⁾	L	80		80	100	80	90	-	90	
lcc2	Dynamic Operating Current CS1 = VIL, Outputs Open, CS2 = VIH Vcc = Max., f = fMax ⁽²⁾	s	180	1	170	190	150	160	_	160	mA
		L	160	_	150	170	130	140	_	130	
ISB	Standby Power Supply Current (TTL Level)	s	20	-	20	20	20	20	_	20	mA
	CS1 ≥ VIH, VCC = Max., CS2 = VIL Outputs Open, f = fMAX ⁽²⁾		L	3	-	3	5	3	5	-	5
ISB1	Full Standby Power Supply Current (CMOS Level), f = 0 ⁽²⁾	S	15		15	20	15	20	_	20	mA
	CS ₁ ≥ VHC and CS ₂ ≥ VHC CS ₂ ≤ VLC, VCC = Max.	L	0.2	_	0.2	1.0	0.2	1.0	_	1.0	

NOTES:

2975 tbl 06

- 1. All values are maximum guaranteed values.
- 2. At f = fMAX address and data inputs are cycling at the maximum frequency of read cycles of 1/tRC. f = 0 means no input lines change.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2975 tbl 07




Figure 1. Output Load




Figure 2. Output Load (for tcLz1,2, toLz, tcHz1,2, toHz, toHz)

*Includes scope and jig capacitances

DC ELECTRICAL CHARACTERISTICS

 $VCC = 5.0V \pm 10\%$

	_ · · · T · · · · · · · · · · · · ·			IDT7	1695	IDT71		
Symbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Unit	
[hu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.	_	10 5	-	5 2	μА
[ILO]	Output Leakage Current	Vcc = Max., CS1 = VIH, CS2 = VIL, Vout = GND to Vcc	MIL. COM'L.	_	10 5	-	5 2	μА
Vol	Output Low Voltage	IOL = 8mA, Vcc = Min. IOL = 10mA, Vcc = Min.		_	0.4 0.5	_	0.4 0.5	V
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.		2.4		2.4	_	

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

						′p. ⁽¹⁾ ∞ @	M Vo	Unit	
Symbol	Parameter	Test Condition		Min.	2.0v	3.0V	2.0V		3.0V
VDR	VDR Vcc for Data Retention		_					_	V
ICCDR	Data Retention Current		Mil. COM'L.	1 1	10 10	15 15	200 60	300 90	μА
tcDR ⁽³⁾	Chip Deselect to Data Retention Time		1. CS1 ≥ VHC 2. CS2 ≤ VLC		_	-		_	ns
tR ⁽³⁾	Operation Recovery Time	Vin ≥ VHC or ≤ VLC		tRC ⁽²⁾					ns
LI ⁽³⁾	Input Leakage Current				_	_	2	2	μА

NOTES:


1. TA = +25°C.

2. tRC = Read Cycle Time.

3. This parameter is guaranteed, but not tested.

2975 tbl 09

LOW VCC DATA RETENTION WAVEFORM



AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)


		7169S20 ⁽¹⁾ 7169L20 ⁽¹⁾			9525 9L25	7169S35 7169L35			45/55 ⁽³⁾ 45/55 ⁽³⁾	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	/cle									
tRC	Read Cycle Time	20	_	25	1	35	_	45/55	1	ns
taa	Address Access Time		19	_	25	<u> </u>	35	L	45/55	ns
tACS1	Chip Select-1 Access Time	-	20	_	25	_	35	_	45/55	ns
tACS2	Chip Select-2 Access Time	_	25	_	35		40	_	45/55	ns
tCLZ1, 2	Chip Select to Output in Low Z ⁽²⁾	5	_	5	-	5	_	5	-	ns
toe	Output Enable to Output Valid	_	8	_	12	_	18	-	25/30	ns
tolz	Output Enable to Output in Low Z ⁽²⁾	3	· —	3	_	3	<u> </u>	3	_	ns
tCHZ1, 2	Chip Select-1, 2 to Output in High Z ⁽²⁾	-	9	_	13	_	15	T —	20/25	ns
tohz	Output Disable to Output in High Z ⁽²⁾		8		10	_	15	<u> </u>	20/25	ns
ton	Output Hold from Address Change	5	_	5	_	5	_	5	_	ns
Write C	ycle									
twc	Write Cycle Time	20	_	25	_	35	_	45/55	-	ns
taw	Address Valid to End of Write	15	_	18	-	25	_	33/50		ns
tCW1	Chip Select to End of Write (CS1)	15	_	18	_	25	_	33/50	<u> </u>	ns
tCW2	Chip Select to End of Write (CS2)	15	_	18	-	25	_	33/50	-	ns
tas	Address Set-up Time	0	_	0	—	0	_	0	—	ns
twp	Write Pulse Width	15	_	21	_	25	_	25/50	-	ns
twn1	Write Recovery Time (CS1, WE)	0	_	0	-	0	<u> </u>	0		ns
tWR2	Write Recovery Time (CS2)	5	_	5	T —	5	_	5	 	ns
twHZ	Write Enable to Output in High Z ⁽²⁾	—	8	<u> </u>	10	_	14	_	18/25	ns
tDW	Data to Write Time Overlap	10		13	_	15	_	20/25		ns
tDH1	Data Hold from Write Time (CS1, WE)	0	_	0	_	0	<u> </u>	0	_	ns
tDH2	Data Hold from Write Time (CS2)	5	<u> </u>	5	T -	5	_	5	<u> </u>	ns
tow	Output Active from End of Write ⁽²⁾	5	l _	5	T —	5	-	5	Τ-	ns

NOTES:

1. 0° to +70°C temperature range only.
2. This parameter guaranteed but not tested.
3. -55° to +125°C, temperature range only.

2975 tbl 10


TIMING WAVEFORM OF READ CYCLE (1)



NOTES:

- WE is high for read cycle.
- 2. Device is continuously selected, CS1 = VIL., CS2 = VIH.
- 3. Address valid prior to or coincident with CS1 transition low and CS2 transition high.
- OE = VIL.
- 5. Transition is measured ±200mV from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1,2,5)




NOTES:

- WE must be high during all address transitions.
- 2. A write occurs during the overlap (twe) of a low CS1 and a high CS2.

 3. twell is measured from the earlier of CS1 or WE going high or CS2 going low to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 5. If the CS1 low transition or CS2 high transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of two or (tw+z +tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified twn.
- DATAOUT is the same phase of write data of this write cycle.
- 8. Transition is measured ±200mV from steady state.

5


TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1,3)



NOTES:

- 1. WE must be high during all address transitions.
- 2. twn, 2 is measured from the earlier of CS1 or WE going high or CS2 going low to the end of the write cycle.
- 3. If the CS1 low transition or CS2 high transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 4. Transition is measured ±200mV from steady state.

ORDERING INFORMATION



2975 drw 10