



Integrated Device Technology, Inc.

# CMOS HIGH-SPEED STATIC RAM 72K (8K X 9-BIT)

**ADVANCE  
INFORMATION**  
IDT7169S  
IDT7169L

### FEATURES:

- 8192-words x 9-bits organization
- JEDEC standard 28-pin DIP, SOJ, and 32-Pin LCC
- Fast access time:
  - Commercial: 20/25/35ns (max.)
  - Military: 25/35/45/55ns (max.)
- Battery backup operation
  - 2V data retention (L-version only)
- Produced with advanced CEMOS™ high-performance technology
- Single 5V power supply
- Inputs and outputs directly TTL-compatible
- Military product available compliant to MIL-STD-883, Class B

### DESCRIPTION:

The IDT7169 is a 73,728-bit high-speed static RAM organized as 8K x 9. It is fabricated using IDT's high-performance, high-reliability CEMOS™ technology.


The IDT7169 offers address access times as fast as 15ns. The ninth bit is optimal for systems using parity.

All inputs and outputs of the IDT7169 are TTL-compatible. The device has 2 chip selects for simplified address decoding.

The IDT7169 is packaged in an industry standard 300-mil 28-pin ceramic and plastic DIP and SOJ, along with a 32-pin LCC package.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### FUNCTIONAL BLOCK DIAGRAM



5

CEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**

**OCTOBER 1990**


©1990 Integrated Device Technology, Inc.

5.20


DSC-1064/1

1

**PIN CONFIGURATIONS**



**DIP/SOJ  
TOP VIEW**



**LCC  
TOP VIEW**

**TRUTH TABLE<sup>(1)</sup>**

CS <sub>2</sub>	CS <sub>1</sub>	OE	WE	I/O	Function
X	H	X	X	High Z	Deselect chip, Power down
L	X	X	X	High Z	Deselect chip
H	L	L	H	DOUT	Read
H	L	X	L	DIN	Write
H	L	H	H	High Z	Outputs Disabled

**NOTE:**  
1. H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't Care

2975 tbl 01

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +135	°C
IOUT	DC Output Current	50	50	mA

**NOTE:**  
2975 tbl 02  
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**CAPACITANCE (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 0V	8	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V	8	pF

**NOTE:**  
2975 tbl 03  
1. This parameter is determined by device characterization, but is not production tested.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2975 tbl 02

**RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**  
2975 tbl 04  
1. V<sub>IL</sub> = -3.0V for pulse width less than 20ns.

**DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>**

(VCC = 5V ± 10%, V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = VCC - 0.2V)

Symbol	Parameter	Power	7169S20 7169L20		7169S25 7169L25		7169S35 7169L35		7169S45/55 7169L45/55		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I <sub>CC1</sub>	Operating Power Supply Current CS <sub>1</sub> = V <sub>IL</sub> , Outputs Open, CS <sub>2</sub> = V <sub>IH</sub> VCC = Max., f = 0 <sup>(2)</sup>	S	90	—	90	110	90	100	—	100	mA
		L	80	—	80	100	80	90	—	90	
I <sub>CC2</sub>	Dynamic Operating Current CS <sub>1</sub> = V <sub>IL</sub> , Outputs Open, CS <sub>2</sub> = V <sub>IH</sub> VCC = Max., f = f <sub>MAX</sub> <sup>(2)</sup>	S	180	—	170	190	150	160	—	160	mA
		L	160	—	150	170	130	140	—	130	
I <sub>SB</sub>	Standby Power Supply Current (TTL Level) CS <sub>1</sub> ≥ V <sub>IH</sub> , VCC = Max., CS <sub>2</sub> = V <sub>IL</sub> Outputs Open, f = f <sub>MAX</sub> <sup>(2)</sup>	S	20	—	20	20	20	20	—	20	mA
		L	3	—	3	5	3	5	—	5	
I <sub>SB1</sub>	Full Standby Power Supply Current (CMOS Level), f = 0 <sup>(2)</sup> CS <sub>1</sub> ≥ V <sub>HC</sub> and CS <sub>2</sub> ≥ V <sub>HC</sub> CS <sub>2</sub> ≤ V <sub>LC</sub> , VCC = Max.	S	15	—	15	20	15	20	—	20	mA
		L	0.2	—	0.2	1.0	0.2	1.0	—	1.0	

**NOTES:**

2975 tbl 06

- All values are maximum guaranteed values.
- At f = f<sub>MAX</sub> address and data inputs are cycling at the maximum frequency of read cycles of 1/trc. f = 0 means no input lines change.

5

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2975 tbl 07




Figure 1. Output Load




Figure 2. Output Load  
(for t<sub>CLZ1,2</sub>, t<sub>OLZ</sub>, t<sub>CHZ1,2</sub>, t<sub>OHZ</sub>, t<sub>OW</sub>, t<sub>WHZ</sub>)

\*Includes scope and jig capacitances

**DC ELECTRICAL CHARACTERISTICS**

V<sub>CC</sub> = 5.0V ± 10%

Symbol	Parameter	Test Condition	IDT7169S		IDT7169L		Unit
			Min.	Max.	Min.	Max.	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND to V <sub>CC</sub>	—	10 5	—	5 2	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = Max., $\overline{CS}_1 = V_{IH}$ , CS <sub>2</sub> = V <sub>IL</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	—	10 5	—	5 2	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = Min. I <sub>OL</sub> = 10mA, V <sub>CC</sub> = Min.	—	0.4 0.5	—	0.4 0.5	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA, V <sub>CC</sub> = Min.	2.4	—	2.4	—	V

**DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES**

(L Version Only) V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>CC</sub> - 0.2V


Symbol	Parameter	Test Condition	Min.	Typ. <sup>(1)</sup> V <sub>CC</sub> @		Max. V <sub>CC</sub> @		Unit
				2.0v	3.0V	2.0V	3.0V	
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	—	2.0	—	—	—	—	V
I <sub>CCDR</sub>	Data Retention Current	MIL. COM'L.	— —	10 10	15 15	200 60	300 90	μA
t <sub>CDR</sub> <sup>(3)</sup>	Chip Deselect to Data Retention Time	1. $\overline{CS}_1 \geq V_{HC}$ 2. CS <sub>2</sub> ≤ V <sub>LC</sub>	0	—	—	—	—	ns
t <sub>R</sub> <sup>(3)</sup>	Operation Recovery Time	V <sub>IN</sub> ≥ V <sub>HC</sub> or ≤ V <sub>LC</sub>	t <sub>RC</sub> <sup>(2)</sup>	—	—	—	—	ns
I <sub>LI</sub>   <sup>(3)</sup>	Input Leakage Current	—	—	—	—	2	2	μA

**NOTES:**

- TA = +25°C.
- t<sub>RC</sub> = Read Cycle Time.
- This parameter is guaranteed, but not tested.

2975 tbl 09

**LOW V<sub>CC</sub> DATA RETENTION WAVEFORM**



**AC ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5.0V \pm 10\%$ , All Temperature Ranges)

Symbol	Parameter	7169S20 <sup>(1)</sup> 7169L20 <sup>(1)</sup>		7169S25 7169L25		7169S35 7169L35		7169S45/55 <sup>(3)</sup> 7169L45/55 <sup>(3)</sup>		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
		<b>Read Cycle</b>								
tRC	Read Cycle Time	20	—	25	—	35	—	45/55	—	ns
tAA	Address Access Time	—	19	—	25	—	35	—	45/55	ns
tACS1	Chip Select-1 Access Time	—	20	—	25	—	35	—	45/55	ns
tACS2	Chip Select-2 Access Time	—	25	—	35	—	40	—	45/55	ns
tCLZ1,2	Chip Select to Output in Low Z <sup>(2)</sup>	5	—	5	—	5	—	5	—	ns
tOE	Output Enable to Output Valid	—	8	—	12	—	18	—	25/30	ns
tOLZ	Output Enable to Output in Low Z <sup>(2)</sup>	3	—	3	—	3	—	3	—	ns
tCHZ1,2	Chip Select-1, 2 to Output in High Z <sup>(2)</sup>	—	9	—	13	—	15	—	20/25	ns
tOHZ	Output Disable to Output in High Z <sup>(2)</sup>	—	8	—	10	—	15	—	20/25	ns
tOH	Output Hold from Address Change	5	—	5	—	5	—	5	—	ns
<b>Write Cycle</b>										
tWC	Write Cycle Time	20	—	25	—	35	—	45/55	—	ns
tAW	Address Valid to End of Write	15	—	18	—	25	—	33/50	—	ns
tCW1	Chip Select to End of Write ( $\overline{CS}_1$ )	15	—	18	—	25	—	33/50	—	ns
tCW2	Chip Select to End of Write ( $CS_2$ )	15	—	18	—	25	—	33/50	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	15	—	21	—	25	—	25/50	—	ns
tWR1	Write Recovery Time ( $\overline{CS}_1$ , $\overline{WE}$ )	0	—	0	—	0	—	0	—	ns
tWR2	Write Recovery Time ( $CS_2$ )	5	—	5	—	5	—	5	—	ns
tWHZ	Write Enable to Output in High Z <sup>(2)</sup>	—	8	—	10	—	14	—	18/25	ns
tDW	Data to Write Time Overlap	10	—	13	—	15	—	20/25	—	ns
tDH1	Data Hold from Write Time ( $\overline{CS}_1$ , $\overline{WE}$ )	0	—	0	—	0	—	0	—	ns
tDH2	Data Hold from Write Time ( $CS_2$ )	5	—	5	—	5	—	5	—	ns
tOW	Output Active from End of Write <sup>(2)</sup>	5	—	5	—	5	—	5	—	ns


**NOTES:**

1. 0° to +70°C temperature range only.
2. This parameter guaranteed but not tested.
3. -55° to +125°C. temperature range only.

2975 tbl 10

5

**TIMING WAVEFORM OF READ CYCLE (1)**




2975 drw 07

**NOTES:**

1.  $\overline{WE}$  is high for read cycle.
2. Device is continuously selected,  $\overline{CS}_1 = V_{IL}$ ,  $CS_2 = V_{IH}$ .
3. Address valid prior to or coincident with  $\overline{CS}_1$  transition low and  $CS_2$  transition high.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 200mV$  from steady state.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED TIMING)(1,2,5)**




2975 drw 08

**NOTES:**

1.  $\overline{WE}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}_1$  and a high  $CS_2$ .
3.  $t_{WR1,2}$  is measured from the earlier of  $\overline{CS}_1$  or  $\overline{WE}$  going high or  $CS_2$  going low to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals must not be applied.
5. If the  $\overline{CS}_1$  low transition or  $CS_2$  high transition occurs simultaneously with or after the  $\overline{WE}$  low transition, the outputs remain in a high impedance state.
6. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or  $(t_{WHZ} + t_{DW})$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{OW}$ . If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WR}$ .
7. DATAOUT is the same phase of write data of this write cycle.
8. Transition is measured  $\pm 200mV$  from steady state.

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED TIMING)<sup>(1,3)</sup>**



2975 drw 09

**NOTES:**

1.  $\overline{WE}$  must be high during all address transitions.
2.  $t_{WR1,2}$  is measured from the earlier of  $\overline{CS}_1$  or  $\overline{WE}$  going high or  $\overline{CS}_2$  going low to the end of the write cycle.
3. If the  $\overline{CS}_1$  low transition or  $\overline{CS}_2$  high transition occurs simultaneously with or after the  $\overline{WE}$  low transition, the outputs remain in a high impedance state.
4. Transition is measured  $\pm 200\text{mV}$  from steady state.

**ORDERING INFORMATION**

IDT	XXXX	X	XX	XX	X		
	Device Type	Power	Speed	Package	Process/ Temperature Range		
						Blank	Commercial (0°C to +70°C)
						B	Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B
						TP	Plastic DIP (300mil)
						TD	CERDIP (300mil)
						L32	32 Leadless Chip Carrier
						Y	Small Outline IC (J-Bend)
						20	Commercial Only
						25	Com'l. & Mil.
						35	Com'l. & Mil.
						45	Military Only
						55	Military Only
						S	Standard Power
						L	Low Power
						7169	72K (8K x 9-Bit) CMOS Static RAM

} Speed in Nanoseconds

2975 drw 10