

# TC74LVQ273F/FW/FS

## OCTAL D-TYPE FLIP FLOP WITH CLEAR

The TC74LVQ273 is a high speed CMOS OCTAL D-FLIP FLOP fabricated with silicon gate and double-layer metal wiring C<sup>2</sup>MOS technology.

Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation.


Information signals applied to D inputs are transferred to the Q outputs on the positive going edge of the clock pulse.

When the  $\overline{\text{CLR}}$  input is held low, the Q outputs are in the low logic level independent of the other inputs.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


### FEATURES

- High speed :  $f_{\text{MAX}} = 160\text{MHz}$  (Typ.) ( $V_{\text{CC}} = 3.3\text{V}$ )
- Low power dissipation :  $I_{\text{CC}} = 4\mu\text{A}$  (Max.) ( $T_a = 25^\circ\text{C}$ )
- Input voltage level :  $V_{\text{IL}} = 0.8\text{V}$  (Max.) ( $V_{\text{CC}} = 3\text{V}$ )  
 $V_{\text{IH}} = 2.0\text{V}$  (Min.) ( $V_{\text{CC}} = 3\text{V}$ )
- Symmetrical output impedance :  $|I_{\text{OH}}| = I_{\text{OL}} = 12\text{mA}$  (Min.)
- Balanced propagation delays :  $t_{\text{pLH}} \approx t_{\text{pHL}}$
- Pin and function compatible with 74HC273



Weight SOP20-P-300 : 0.22g (Typ.)  
SOL20-P-300 : 0.46g (Typ.)  
SSOP20-P-225A : 0.09g (Typ.)

PIN ASSIGNMENT




TRUTH TABLE


INPUTS			OUTPUTS	FUNCTION
$\overline{\text{CLR}}$	D	CK	Q	
L	X	X	L	CLEAR
H	L		L	—
H	H		H	—
H	X		$Q_n$	NO CHANGE

X : Don't Care

IEC LOGIC SYMBOL



SYSTEM DIAGRAM



## MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	V <sub>CC</sub>	-0.5~7.0	V
DC Input Voltage	V <sub>IN</sub>	-0.5~V <sub>CC</sub> +0.5	V
DC Output Voltage	V <sub>OUT</sub>	-0.5~V <sub>CC</sub> +0.5	V
Input Diode Current	I <sub>IK</sub>	±20	mA
Output Diode Current	I <sub>OK</sub>	±50	mA
DC Output Current	I <sub>OUT</sub>	±50	mA
DC V <sub>CC</sub> / Ground Current	I <sub>CC</sub>	±200	mA
Power Dissipation	P <sub>D</sub>	180	mW
Storage Temperature	T <sub>stg</sub>	-65~150	°C
Lead Temperature 10s	T <sub>L</sub>	300	°C

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V <sub>CC</sub>	2.0~3.6	V
Input Voltage	V <sub>IN</sub>	0~V <sub>CC</sub>	V
Output Voltage	V <sub>OUT</sub>	0~V <sub>CC</sub>	V
Operating Temperature	T <sub>opr</sub>	-40~85	°C
Input Rise And Fall Time	dt / dv	0~100	ns / V

## ELECTRICAL CHARACTERISTICS

DC characteristics

PARAMETER	SYM-BOL	TEST CONDITION	V <sub>CC</sub> (V)	Ta = 25°C			Ta = -40~85°C		UNIT		
				MIN.	TYP.	MAX.	MIN.	MAX.			
Input Voltage	"H" Level	V <sub>IH</sub>	3.0	2.0	—	—	2.0	—	V		
	"L" Level	V <sub>IL</sub>	3.0	—	—	0.8	—	0.8			
Output Voltage	"H" Level	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -50μA	3.0	2.9	3.0	—	2.9	—	V
			I <sub>OH</sub> = -12mA	3.0	2.58	—	—	2.48	—		
	"L" Level	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 50μA	3.0	—	0.0	0.1	—	0.1	
				I <sub>OL</sub> = 12mA	3.0	—	—	0.36	—	0.44	
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	3.6	—	—	±0.1	—	±1.0	μA		
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	3.6	—	—	4.0	—	40.0	μA		

Timing requirements (Input  $t_r = t_f = 3ns$ )

PARAMETER	SYMBOL	TEST CONDITION	V <sub>CC</sub> (V)	Ta = 25°C	Ta = -40~85°C	UNIT
				LIMIT	LIMIT	
Minimum Pulse Width (CK)	t <sub>W</sub> (L)		2.7	10.0	11.5	ns
	t <sub>W</sub> (H)		3.3 ± 0.3	8.0	8.0	
Minimum Pulse Width (CLR)	t <sub>W</sub> (L)		2.7	9.5	11.0	ns
			3.3 ± 0.3	7.5	7.5	
Minimum Set-up Time	t <sub>s</sub>		2.7	10.5	12.0	ns
			3.3 ± 0.3	8.5	8.5	
Minimum Hold Time	t <sub>h</sub>		2.7	0.0	0.0	ns
			3.3 ± 0.3	0.0	0.0	
Minimum Removal Time (CLR)	t <sub>rem</sub>		2.7	9.0	10.0	ns
			3.3 ± 0.3	7.0	7.0	

AC characteristics (Input  $t_r = t_f = 3ns$ , C<sub>L</sub> = 50pF, R<sub>L</sub> = 500Ω)

PARAMETER	SYMBOL	TEST CONDITION	V <sub>CC</sub> (V)	Ta = 25°C			Ta = -40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Propagation Delay Time (CK-Q)	t <sub>pLH</sub>		2.7	—	8.2	18.3	1.0	21.0	ns
	t <sub>pHL</sub>		3.3 ± 0.3	—	6.8	13.0	1.0	14.5	
Propagation Delay Time (CLR-Q)	t <sub>pHL</sub>		2.7	—	7.9	18.3	1.0	20.0	ns
			3.3 ± 0.3	—	6.6	13.0	1.0	14.0	
Maximum Clock Frequency	f <sub>MAX</sub>		2.7	50	120	—	40	—	MHz
			3.3 ± 0.3	75	140	—	65	—	
Output To Output Skew	t <sub>osLH</sub>	(Note 1)	2.7	—	—	1.5	—	1.5	ns
	t <sub>osHL</sub>		3.3 ± 0.3	—	—	1.5	—	1.5	
Input Capacitance	C <sub>IN</sub>	(Note 2)	—	5	10	—	10	pF	
Power Dissipation Capacitance	C <sub>PD</sub>	(Note 3)	—	40	—	—	—	pF	

(Note 1) Parameter guaranteed by design.

$$(t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHLm} - t_{pHLn}|)$$

(Note 2) Parameter guaranteed by design.

(Note 3) C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption.

Average operating current can be obtained by the equation :

$$I_{CC} (opr.) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8 \text{ (per F/F)}$$

And the total C<sub>PD</sub> when n pcs. of Flip Flop operate can be gained by the following equation :

$$C_{PD} (total) = 29 + 11 \cdot n$$

Noise characteristics (Ta = 25°C, Input tr = tf = 3ns, CL = 50pF, RL = 500Ω)

PARAMETER	SYMBOL	TEST CONDITION	VCC (V)	TYP.	LIMIT	UNIT
Quiet Output Maximum Dynamic VOL	VOLP		3.3	0.5	0.8	V
Quiet Output Minimum Dynamic VOL	VOLV		3.3	-0.5	-0.8	V
Minimum High Level Dynamic Input Voltage	VIHD		3.3	—	2.0	V
Maximum Low Level Dynamic Input Voltage	VILD		3.3	—	0.8	V