

**Dual D-Type Flip-Flop with Preset and Clear**

The TC74HCT76A is a high speed CMOS J-K FLIP-FLOP fabricated with silicon gate C<sup>2</sup>MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


In accordance with the logic level applied to the J and K inputs, the outputs change state on the negative going transition of the clock pulse.

CLEAR and PRESET are independent of the clock and are accomplished by a low logic level on the corresponding input.




All inputs are equipped with protection circuits against static discharge or transient excess voltage.

**Features**

- High Speed:  $f_{MAX} = 65\text{MHz}(\text{Typ.})$  at  $V_{CC} = 5\text{V}$
- Low Power Dissipation:  $I_{CC} = 2\mu\text{A}(\text{Max.})$  at  $T_a = 25^\circ\text{C}$
- High Noise Immunity:  $V_{NH} = V_{NL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability: 10 LSTTL Loads
- Symmetrical Output Impedance:  $|I_{OH}| = |I_{OL}| = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays:  $t_{pH} = t_{pL}$
- Wide Operating Voltage Range:  $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS76



IEC Logic Symbol



(TOP VIEW)

Pin Assignment  
Truth Table

CLR	PR	Inputs		CK	Outputs		Function
		J	K		Q	$\bar{Q}$	
L	H	X	X	X	L	H	Clear
H	L	X	X	X	H	L	Preset
L	L	X	X	X	H	H	-
H	H	L	L	—	$Q_n$	$\bar{Q}_n$	No Change
H	H	L	H	—	L	H	-
H	H	H	L	—	H	L	-
H	H	H	H	—	$Q_n$	$\bar{Q}_n$	Toggle
H	H	X	X	—	$Q_n$	$\bar{Q}_n$	No Change

X: Don't Care

**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply Voltage Range	V <sub>CC</sub>	-0.5 ~ 7	V
DC Input Voltage	V <sub>IN</sub>	-0.5 ~ V <sub>CC</sub> + 0.5	V
DC Output Voltage	V <sub>OUT</sub>	-0.5 ~ V <sub>CC</sub> + 0.5	V
Input Diode Current	I <sub>IK</sub>	±20	mA
Output Diode Current	I <sub>OK</sub>	±20	mA
DC Output Current	I <sub>OUT</sub>	±25	mA
DC V <sub>CC</sub> /Ground Current	I <sub>CC</sub>	±50	mA
Power Dissipation	P <sub>D</sub>	500(DIP)/180(MFP)	mW
Storage Temperature	T <sub>STG</sub>	-65 ~ 150	°C
Lead Temperature 10sec	T <sub>L</sub>	300	°C

\*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

**Recommended Operating Conditions**

Parameter	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	2 ~ 6	V
Input Voltage	V <sub>IN</sub>	0 ~ V <sub>CC</sub>	V
Output Voltage	V <sub>OUT</sub>	0 ~ V <sub>CC</sub>	V
Operating Temperature	T <sub>OPR</sub>	-40 ~ 85	°C
Input Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	0 ~ 1000(V <sub>CC</sub> = 2.0V) 0 ~ 500(V <sub>CC</sub> = 4.5V) 0 ~ 400(V <sub>CC</sub> = 6.0V)	ns

**DC Electrical Characteristics**

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit
			V <sub>CC</sub>	Min	Typ.	Max.	Min.	
High-Level Input Voltage	V <sub>IH</sub>	-	2.0	1.5	—	—	1.5	—
			4.5	3.15	—	—	3.15	—
			6.0	4.2	—	—	4.2	—
Low-Level Input Voltage	V <sub>IL</sub>	-	2.0	—	—	0.5	—	0.5
			4.5	—	—	1.35	—	1.35
			6.0	—	—	1.8	—	1.8
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20μA	2.0	1.9	2.0	—	1.9
				4.5	4.4	4.5	—	4.4
				6.0	5.9	6.0	—	5.9
			I <sub>OH</sub> = -4 mA	4.5	4.18	4.31	—	4.13
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -5.2mA	6.0	5.68	5.80	—	5.63
			I <sub>OL</sub> = 20μA	2.0	—	0.0	0.1	—
				4.5	—	0.0	0.1	—
				6.0	—	0.0	0.1	—
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	2.0	—	0.0	0.1	—	0.1
			4.5	—	0.0	0.1	—	0.1
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0	—	—	2.0	—	20.0
			6.0	—	—	2.0	—	20.0

Timing Requirements (Input t<sub>l</sub> = t<sub>h</sub> = 6ns)

Parameter	Symbol	Test Condition	Ta = 25°C		Ta = -40 ~ 85°C	Unit
			V <sub>CC</sub>	Typ.	Limit	
Minimum Pulse Width (CLOCK)	t <sub>WL</sub>	-	2.0	-	75	ns
	t <sub>WPH</sub>		4.5	-	15	
			6.0	-	13	
Minimum Pulse Width (CLR, PR)	t <sub>WL</sub>	-	2.0	-	75	ns
			4.5	-	15	
			6.0	-	13	
Minimum Setup Time	t <sub>S</sub>	-	2.0	-	75	ns
			4.5	-	15	
			6.0	-	13	
Minimum Hold Time	t <sub>H</sub>	-	2.0	-	0	ns
			4.5	-	0	
			6.0	-	0	
Minimum Removal Time (CLR, PR)	t <sub>rem</sub>	-	2.0	-	75	ns
			4.5	-	15	
			6.0	-	13	
Clock Frequency	f	-	2.0	-	6	MHz
			4.5	-	31	
			6.0	-	36	

AC Electrical Characteristics (C<sub>L</sub> = 15pF, V<sub>CC</sub> = 5V, Ta = 25°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Output Transition Time	t <sub>TLH</sub> t <sub>THL</sub>	-	-	4	8	ns
Propagation Delay Time (CLOCK-Q, Q)	t <sub>PLH</sub> t <sub>PHL</sub>		-	12	21	
Propagation Delay Time (CLR, PR-Q, Q)	t <sub>PLH</sub> t <sub>PHL</sub>		-	14	24	
Maximum Clock Frequency	f <sub>MAX</sub>	-	33	65	-	MHz



AC Electrical Characteristics (C<sub>L</sub> = 50pF, Input t<sub>l</sub> = t<sub>h</sub> = 6ns)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit
			V <sub>CC</sub>	Min	Typ.	Max.	Min.	
Output Transition Time	t <sub>TLH</sub> t <sub>THL</sub>	-	2.0	-	30	75	-	ns
			4.5	-	8	15	-	
			6.0	-	7	13	-	
Propagation Delay Time (CLOCK-Q, Q)	t <sub>PLH</sub> t <sub>PHL</sub>	-	2.0	-	60	125	-	ns
			4.5	-	15	25	-	
			6.0	-	13	21	-	
Propagation Delay Time (CLR, PR-Q, Q)	t <sub>PLH</sub> t <sub>PHL</sub>	-	2.0	-	76	140	-	ns
			4.5	-	18	28	-	
			6.0	-	16	24	-	
Maximum Clock Frequency	f <sub>MAX</sub>	-	2.0	6	21	-	5	MHz
			4.5	31	63	-	25	
			6.0	36	67	-	29	
Input Capacitance	C <sub>IN</sub>	-	-	5	10	-	10	pF
Power Dissipation Capacitance	C <sub>PD(1)</sub>	-	-	38	-	-	-	

Note (1) C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{opr})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 (\text{per F/F})$$



Logic Diagram (1/2 package)