### **SRAM**

# **512K x 8 SRAM**

WITH OUTPUT ENABLE

#### **FEATURES**

OPTIONS

- High speed: 20, 25, 35 and 55ns
- · High-performance, low-power, CMOS double-metal

MARKING

- Single +5V ±10% power supply
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  options
- All inputs and outputs are TTL compatible
- Fast OE access time: 8ns

OFTIONS	MAKKING		
Timing			
20ns access	-20		
25ns access	-25		
35ns access	-35		
55ns access	-55		
<ul> <li>Packages</li> </ul>			
Plastic SOJ (400 mil)	DJ		
NOTE: Available in ceramic packages tested to meet military specifications. Please refer to Micron's Military Data Book.			
2V data retention	L		
Temperature			
Industrial (-40°C to +85°C	) IT		
Automotive (-40°C to +125°C	C) AT		
Extended (-55°C to +125°C	C) XT		
Part Number Example: MT5	C512K8A1DJ-25 L IT		

## PIN ASSIGNMENT (Top View)

32-Pin SOJ (SD-5)

,			
A18 🗓	1	32	D Vcc
A16 📮	2	31	A15
A14 [	3	30	A17
A12 🗖	4	29	D WE
A7 [	5	28	A13
A6 🗖	6	27	BA [
A5 [	7	26	A9
A4 [	8	25	A11
A3 [	9	24	D OE
A2 [	10	23	A10
A1 [	11	22	CE
A0 [	12	21	DQ8
DQ1	13	20	DQ7
DQ2	14	19	DQ6
DQ3 [	15	18	DQ5
Vss □	16	17	DQ4

### GENERAL DESCRIPTION

The Micron SRAM family employs high-speed, lowpower CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, triple-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable (CE) capability. This enhancement can place the outputs in High-Z for additional flexibility in system design.

Writing to this device is accomplished when write enable (WE) and CE inputs are both LOW. Reading is accomplished when  $\overline{\text{WE}}$  remains HIGH while output enable ( $\overline{\text{OE}}$ ) and  $\overline{\text{CE}}$  go LOW. The device offers a reduced power standby mode when disabled. This allows system designers to meet low standby power requirements.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.