

4 Mbit (256K x16) 3.0V Asynchronous SRAM

FEATURES SUMMARY

- SUPPLY VOLTAGE: 2.7 to 3.6V
- 256K x 16 bits SRAM with OUTPUT ENABLE
- EQUAL CYCLE and ACCESS TIME: 55ns
- SINGLE BYTE READ/WRITE
- LOW STANDBY CURRENT
- LOW V_{CC} DATA RETENTION: 1.5V
- TRI-STATE COMMON I/O
- AUTOMATIC POWER DOWN
- DUAL CHIP ENABLE for EASY DEPTH EXPANSION

Figure 1. Packages




TABLE OF CONTENTS

SUMMARY DESCRIPTION.....	3
Figure 2. Logic Diagram	3
Table 1. Signal Names	3
Figure 3. TSOP Connections.....	4
Figure 4. TFBGA Connections (Top view through package).....	5
Figure 5. Block Diagram	6
MAXIMUM RATING.....	6
Table 2. Absolute Maximum Ratings.....	6
DC AND AC PARAMETERS.....	7
Table 3. Operating and AC Measurement Conditions.....	7
Figure 6. AC Measurement I/O Waveform	7
Figure 7. AC Measurement Load Circuit.....	7
Table 4. Capacitance.....	8
Table 5. DC Characteristics.....	8
OPERATION	9
Table 6. Operating Modes	9
Read Mode	9
Figure 8. Address Controlled, Read Mode AC Waveforms.....	9
Figure 9. Chip Enable or Output Enable Controlled, Read Mode AC Waveforms.....	10
Figure 10. Chip Enable or UB/LB Controlled, Standby Mode AC Waveforms	10
Table 7. Read and Standby Mode AC Characteristics	11
Write Mode	12
Figure 11. Write Enable Controlled, Write AC Waveforms	12
Figure 12. Chip Enable Controlled, Write AC Waveforms.....	13
Figure 13. UB/LB Controlled, Write AC Waveforms	13
Table 8. Write Mode AC Characteristics	14
Figure 14. E1 Controlled, Low VCC Data Retention AC Waveforms	15
Table 9. Low Vcc Data Retention Characteristics.....	15
PACKAGE MECHANICAL	16
TSOP44 Type II - 44 lead Plastic Thin Small Outline Type II, Package Outline	16
TSOP 44 Type II - 44 lead Plastic Thin Small Outline Type II, Package Mechanical Data.....	16
TFBGA48 7x8mm - 6x8 ball array, 0.75 mm pitch, Bottom View Package Outline.....	17
TFBGA48 7x8mm - 6x8 ball array, 0.75 mm pitch, Package Mechanical Data.....	17
PART NUMBERING	18
Table 12. Ordering Information Scheme	18
REVISION HISTORY.....	19
Table 13. Document Revision History	19

SUMMARY DESCRIPTION

The M68AW256D is a 4 Mbit (4,194,304 bit) CMOS SRAM, organized as 262,144 words by 16 bits. The device features fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single 2.7 to 3.6V supply. This device has an au-

tomatic power-down feature, reducing the power consumption by over 99% when deselected.

The M68AW256D is available in TFBGA48 (0.75 mm pitch) and in TSOP44 Type II packages.

Figure 2. Logic Diagram




Table 1. Signal Names

A0-A17	Address Inputs
DQ0-DQ15	Data Input/Output
E1, E2	Chip Enables
G-bar	Output Enable
W-bar	Write Enable
UB	Upper Byte Enable Input
LB	Lower Byte Enable Input
VCC	Supply Voltage
VSS	Ground
NC	Not Connected Internally
DU	Don't Use as Internally Connected


Figure 3. TSOP Connections



Figure 4. TFBGA Connections (Top view through package)

Figure 5. Block Diagram

**MAXIMUM RATING**

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 2. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
$I_O^{(1)}$	Output Current	20	mA
T_A	Ambient Operating Temperature	-55 to 125	°C
T_{STG}	Storage Temperature	-65 to 150	°C
V_{CC}	Supply Voltage	-0.5 to 4.6	V
$V_{IO}^{(2)}$	Input or Output Voltage	-0.5 to $V_{CC} + 0.5$	V
P_D	Power Dissipation	1	W

Note: 1. One output at a time, not to exceed 1 second duration.

2. Up to a maximum operating V_{CC} of 3.6V only.

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-

ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 3. Operating and AC Measurement Conditions

Parameter	M68AW256D	
V _{CC} Supply Voltage	2.7 to 3.6V	
Ambient Operating Temperature	Range 1	0 to 70°C
	Range 6	-40 to 85°C
Load Capacitance (C _L)	30pF	
Output Circuit Protection Resistance (R ₁)	3.0kΩ	
Load Resistance (R ₂)	3.1kΩ	
Input Rise and Fall Times	1ns/V	
Input Pulse Voltages	0 to V _{CC}	
Input and Output Timing Ref. Voltages	V _{CC} /2	
Output Transition Timing Ref. Voltages	V _{RL} = 0.3V _{CC} ; V _{RH} = 0.7V _{CC}	

Figure 6. AC Measurement I/O Waveform




Figure 7. AC Measurement Load Circuit




Table 4. Capacitance

Symbol	Parameter ^(1,2)	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance on all pins (except DQ)	V _{IN} = 0V	6	pF	
C _{OUT} ⁽³⁾	Output Capacitance	V _{OUT} = 0V	8	pF	

Note: 1. Sampled only, not 100% tested.
 2. At T_A = 25°C, f = 1 MHz, V_{CC} = 3.0V.
 3. Outputs deselected.

Table 5. DC Characteristics

Symbol	Parameter	Test Condition	M68AW256D						Unit	
			55			70				
			Min	Typ	Max	Min	Typ	Max		
I _{CC1} ⁽¹⁾	Operating Supply Current	V _{CC} = 3.6V, f = 1/t _{AVAV} , I _{OUT} = 0mA			26			20	mA	
I _{CC2}	Operating Supply Current	V _{CC} = 3.6V, f = 1MHz, I _{OUT} = 0mA			2			2	mA	
I _{SB} ⁽²⁾	Standby Supply Current CMOS	V _{CC} = 3.6V, f = 0, E1 ≥ V _{CC} - 0.2V or E2 ≤ 0.2V or LB=UB ≥ V _{CC} - 0.2V		5	10		5	10	µA	
I _{LI}	Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	-1		1	-1		1	µA	
I _{LO} ⁽³⁾	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}	-1		1	-1		1	µA	
V _{IH}	Input High Voltage		2.2		V _{CC} + 0.5	2.2		V _{CC} + 0.5	V	
V _{IL}	Input Low Voltage		-0.5		0.8	-0.5		0.8	V	
V _{OH}	Output High Voltage	I _{OH} = -1.0mA	2.4			2.4			V	
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA			0.4			0.4	V	

Note: 1. Average AC current, cycling at t_{AVAV} minimum.
 2. All other Inputs at V_{IL} ≤ 0.2V or V_{IH} ≥ V_{CC} - 0.2V.
 3. Output disabled.

OPERATION

The M68AW256D has a Chip Enable power down feature which invokes an automatic standby mode whenever Chip Enable is de-asserted ($\overline{E1} = \text{High}$) or Chip Select is asserted ($E2 = \text{Low}$), or $\overline{\text{UB}}/\text{LB}$ are de-asserted ($\overline{\text{UB}}/\text{LB} = \text{High}$). An Output Enable (\overline{G}) signal provides a high speed tri-state control,

allowing fast read/write cycles to be achieved with the common I/O data bus. Operational modes are determined by device control inputs \overline{W} , $\overline{E1}$, \overline{LB} and $\overline{\text{UB}}$ as summarized in the Operating Modes table (see Table 6).

Table 6. Operating Modes

Operation	$\overline{E1}$	$E2$	\overline{W}	\overline{G}	\overline{LB}	$\overline{\text{UB}}$	DQ0-DQ7	DQ8-DQ15	Power
Deselected	V_{IH}	X	X	X	X	X	Hi-Z	Hi-Z	Standby (lSB)
Deselected	X	V_{IL}	X	X	X	X	Hi-Z	Hi-Z	Standby (lSB)
Deselected	X	X	X	X	V_{IH}	V_{IH}	Hi-Z	Hi-Z	Standby (lSB)
Lower Byte Read	V_{IL}	V_{IH}	V_{IH}	V_{IL}	V_{IL}	V_{IH}	Data Output	Hi-Z	Active (lCC)
Lower Byte Write	V_{IL}	V_{IH}	V_{IL}	X	V_{IL}	V_{IH}	Data Input	Hi-Z	Active (lCC)
Output Disabled	V_{IL}	V_{IH}	V_{IH}	V_{IH}	X	X	Hi-Z	Hi-Z	Active (lCC)
Upper Byte Read	V_{IL}	V_{IH}	V_{IH}	V_{IL}	V_{IH}	V_{IL}	Hi-Z	Data Output	Active (lCC)
Upper Byte Write	V_{IL}	V_{IH}	V_{IL}	X	V_{IH}	V_{IL}	Hi-Z	Data Input	Active (lCC)
Word Read	V_{IL}	V_{IH}	V_{IH}	V_{IL}	V_{IL}	V_{IL}	Data Output	Data Output	Active (lCC)
Word Write	V_{IL}	V_{IH}	V_{IL}	X	V_{IL}	V_{IL}	Data Input	Data Input	Active (lCC)


Note: 1. X = V_{IH} or V_{IL} .

Read Mode

The M68AW256D, when Chip Select ($E2$) is High, is in the read mode whenever Write Enable (\overline{W}) is High with Output Enable (\overline{G}) Low, and Chip Enable ($\overline{E1}$) is asserted. This provides access to data from eight or sixteen, depending on the status of the signal $\overline{\text{UB}}$ and $\overline{\text{LB}}$, of the 4,194,304 locations in the static memory array, specified by the 18 address inputs. Valid data will be available at the


eight or sixteen output pins within t_{AVQV} after the last stable address, providing \overline{G} is Low and $\overline{E1}$ is Low. If Chip Enable or Output Enable access times are not met, data access will be measured from the limiting parameter (t_{ELQV} , t_{GLQV} or t_{BLQV}) rather than the address. Data out may be indeterminate at t_{ELQX} , t_{GLQX} and t_{BLQX} , but data lines will always be valid at t_{AVQV} .

Figure 8. Address Controlled, Read Mode AC Waveforms



Note: $\overline{E1} = \text{Low}$, $\overline{G} = \text{Low}$, $\overline{W} = \text{High}$, $\overline{\text{UB}} = \text{Low}$ and/or $\overline{\text{LB}} = \text{Low}$, $E2 = \text{High}$.

Figure 9. Chip Enable or Output Enable Controlled, Read Mode AC Waveforms.



Note: Write Enable (\bar{W}) = High.


Figure 10. Chip Enable or $\overline{UB}/\overline{LB}$ Controlled, Standby Mode AC Waveforms

Table 7. Read and Standby Mode AC Characteristics

Symbol	Parameter	M68AW256D		Unit	
		55	70		
t _{AVAV}	Read Cycle Time	Min	55	70	ns
t _{AVQV}	Address Valid to Output Valid	Max	55	70	ns
t _{AHQX} ⁽¹⁾	Data hold from address change	Min	5	5	ns
t _{BHQZ} ^(2,3)	Upper/Lower Byte Enable High to Output Hi-Z	Max	20	25	ns
t _{BLQV}	Upper/Lower Byte Enable Low to Output Valid	Max	55	70	ns
t _{BLQX} ⁽¹⁾	Upper/Lower Byte Enable Low to Output Transition	Min	5	5	ns
t _{EHQZ} ^(2,3)	Chip Enable High to Output Hi-Z	Max	20	25	ns
t _{ELQV}	Chip Enable Low to Output Valid	Max	55	70	ns
t _{ELQX} ⁽¹⁾	Chip Enable Low to Output Transition	Min	5	5	ns
t _{GHQZ} ^(2,3)	Output Enable High to Output Hi-Z	Max	20	25	ns
t _{GLQV}	Output Enable Low to Output Valid	Max	25	35	ns
t _{GLQX} ⁽²⁾	Output Enable Low to Output Transition	Min	5	5	ns
t _{PD} ⁽⁴⁾	Chip Enable or $\overline{UB}/\overline{LB}$ High to Power Down	Max	55	70	ns
t _{P_U} ⁽⁴⁾	Chip Enable or $\overline{UB}/\overline{LB}$ Low to Power Up	Min	0	0	ns

- Note:
1. Test conditions assume transition timing reference level = $0.3V_{CC}$ or $0.7V_{CC}$.
 2. At any given temperature and voltage condition, t_{GHQZ} is less than t_{GLQX}, t_{BHQZ} is less than t_{BLQX} and t_{EHQZ} is less than t_{ELQX} for any given device.
 3. These parameters are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
 4. Tested initially and after any design or process changes that may affect these parameters.

Write Mode

The M68AW256D, when Chip Select (E_2) is High, is in the Write Mode whenever the \bar{W} and \bar{E}_1 are Low. Either the Chip Enable Input (\bar{E}_1) or the Write Enable input (W) must be de-asserted during Address transitions for subsequent write cycles. When E_1 or W is Low, and $\bar{U}B$ or $\bar{L}B$ is Low, write cycle begins on the W or \bar{E}_1 falling edge. When E_1 and W are Low, and $UB = LB = \text{High}$, write cycle begins on the first falling edge of UB or LB . Therefore, address setup time is referenced to Write Enable, Chip Enables and UB/LB as t_{AVWL} , t_{AVEL} and t_{AVBL} respectively, and is determined by the latter occurring falling edge.

The Write cycle can be terminated by the earlier rising edge of E_1 , W , $\bar{U}B$ and $\bar{L}B$.

If the Output is enabled ($\bar{E}_1 = \text{Low}$, $E_2 = \text{High}$, $\bar{G} = \text{Low}$, $\bar{L}B$ or $\bar{U}B = \text{Low}$), then \bar{W} will return the outputs to high impedance within t_{WLQZ} of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data input must be valid for t_{DVWH} before the rising edge of Write Enable, or for t_{DVEH} before the rising edge of E_1 or for t_{DVBH} before the rising edge of UB/LB , whichever occurs first, and remain valid for t_{WHDX} , t_{EHDX} and t_{BHDX} respectively.

Figure 11. Write Enable Controlled, Write AC Waveforms






Figure 12. Chip Enable Controlled, Write AC Waveforms**Figure 13. UB/LB Controlled, Write AC Waveforms**



Note: 1. During this period DQ0-DQ15 are in output state and input signals should not be applied.

Table 8. Write Mode AC Characteristics

Symbol	Parameter	M68AW256D		Unit	
		55	70		
tAVAV	Write Cycle Time	Min	55	70	ns
tAVBH	Address Valid to \overline{LB} , \overline{UB} High	Min	45	60	ns
tAVBL	Address Valid to \overline{LB} , \overline{UB} Low	Min	0	0	ns
tAVEH	Address Valid to Chip Enable High	Min	45	60	ns
tAVEL	Address valid to Chip Enable Low	Min	0	0	ns
tAVWH	Address Valid to Write Enable High	Min	45	60	ns
tAVWL	Address Valid to Write Enable Low	Min	0	0	ns
tBHAX	\overline{LB} , \overline{UB} High to Address Transition	Min	0	0	ns
tBHDX	\overline{LB} , \overline{UB} High to Input Transition	Min	0	0	ns
tBLBH	\overline{LB} , \overline{UB} Low to \overline{LB} , \overline{UB} High	Min	45	60	ns
tBLEH	\overline{LB} , \overline{UB} Low to Chip Enable High	Min	45	60	ns
tBLWH	\overline{LB} , \overline{UB} Low to Write Enable High	Min	45	60	ns
tDVBH	Input Valid to \overline{LB} , \overline{UB} High	Min	25	30	ns
tDVEH	Input Valid to Chip Enable High	Min	25	30	ns
tDVWH	Input Valid to Write Enable High	Min	25	30	ns
tEHAX	Chip Enable High to Address Transition	Min	0	0	ns
tEHDX	Chip enable High to Input Transition	Min	0	0	ns
tELBH	Chip Enable Low to \overline{LB} , \overline{UB} High	Min	45	60	ns
tELEH	Chip Enable Low to Chip Enable High	Min	45	60	ns
tELWH	Chip Enable Low to Write Enable High	Min	45	60	ns
tWHAX	Write Enable High to Address Transition	Min	0	0	ns
tWHDX	Write Enable High to Input Transition	Min	0	0	ns
tWHQX ⁽¹⁾	Write Enable High to Output Transition	Min	5	5	ns
tWLBH	Write Enable Low to \overline{LB} , \overline{UB} High	Min	45	60	ns
tWLEH	Write Enable Low to Chip Enable High	Min	45	60	ns
tWLQZ ^(1,2)	Write Enable Low to Output Hi-Z	Max	20	20	ns
tWLWH	Write Enable Low to Write Enable High	Min	45	60	ns

Note: 1. At any given temperature and voltage condition, tWLQZ is less than tWHQX for any given device.

2. These parameters are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

Figure 14. $\overline{E1}$ Controlled, Low V_{CC} Data Retention AC Waveforms**Figure 15. $E2$ Controlled, Low V_{CC} Data Retention AC Waveforms****Table 9. Low V_{CC} Data Retention Characteristics**

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
$I_{CCDR}^{(1)}$	Supply Current (Data Retention)	$V_{CC} = 1.5V, \overline{E1} \geq V_{CC} - 0.2V$ or $E2 \leq 0.2V$ or $\overline{UB} = \overline{LB} \geq V_{CC} - 0.2V, f = 0$		10	20	μA
$t_{CDR}^{(1,2)}$	Chip Deselected to Data Retention Time		0			ns
$t_R^{(2)}$	Operation Recovery Time		t_{AVAV}			ns
$V_{DR}^{(1)}$	Supply Voltage (Data Retention)	$\overline{E1} \geq V_{CC} - 0.2V$ or $E2 \leq 0.2V$ or $\overline{UB} = \overline{LB} \geq V_{CC} - 0.2V, f = 0$	1.0		3.6	V


Note: 1. All other Inputs at $V_{IH} \geq V_{CC} - 0.2V$ or $V_{IL} \leq 0.2V$.

2. Tested initially and after any design or process changes that may affect these parameters. t_{AVAV} is Read cycle time.

3. No input may exceed $V_{CC} + 0.2V$.

PACKAGE MECHANICAL

Figure 16. TSOP44 Type II - 44 lead Plastic Thin Small Outline Type II, Package Outline




Note: Drawing is not to scale.

Table 10. TSOP 44 Type II - 44 lead Plastic Thin Small Outline Type II, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2		0.950	1.050		0.0374	0.0413
b	0.350			0.0138		
c		0.120	0.210		0.0047	0.0083
D	18.410	—	—	0.7248	—	—
E	11.760	—	—	0.4630	—	—
E1	10.160	—	—	0.4000	—	—
e	0.800	—	—	0.0315	—	—
L	0.500	0.400	0.600	0.0197	0.0157	0.0236
ZD	0.805	—	—	0.0317	—	—
alfa		0	5		0	5
CP			0.100			0.0039
N	44			44		

Figure 17. TFBGA48 7x8mm - 6x8 ball array, 0.75 mm pitch, Bottom View Package Outline



Note: Drawing is not to scale.

Table 11. TFBGA48 7x8mm - 6x8 ball array, 0.75 mm pitch, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A		1.010	1.200		0.0398	0.0472
A1		0.260			0.0102	
A2			0.950			0.0374
b	0.400	0.300	0.500	0.0157	0.0118	0.0197
D	7.000	6.900	7.100	0.2756	0.2717	0.2795
D1	3.750	—	—	0.1476	—	—
ddd			0.100			0.0039
E	8.000	7.900	8.100	0.3150	0.3110	0.3189
E1	5.250	—	—	0.2067	—	—
e	0.750	—	—	0.0295	—	—
FD	1.625	—	—	0.0640	—	—
FE	1.375	—	—	0.0541	—	—
SD	0.375	—	—	0.0148	—	—
SE	0.375	—	—	0.0148	—	—

PART NUMBERING**Table 12. Ordering Information Scheme**

Example:

Device Type

M68

M68AW256 D L 55 ZB 6 T

Mode

A = Asynchronous

Operating Voltage

W = 2.7 to 3.6V

Array Organization

256 = 4 Mbit (256K x16)

Option 1D = 2 Chip Enable; Write and Standby from \overline{UB} and \overline{LB} **Option 2**

M = M die

L = L die

Speed Class

55 = 55 ns

70 = 70 ns

Package

ND = TSOP 44 Type II

ZB = TFBGA48: 0.75 mm pitch

Operative Temperature

6 = -40 to 85 °C

1 = 0 to 70 °C

Shipping

T = Tape & Reel Packing

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

REVISION HISTORY**Table 13. Document Revision History**

Date	Version	Revision Details
February 2002	-01	First Issue
14-Mar-2002	-02	Tables 3, 5, 7 and 9 clarified Figures 3, 8, 9, 11, 12, 13 and 14 clarified
07-Jun-2002	-03	I _{CCDR} clarified (Table 9) I _{SB} clarified (Table 5)
24-Apr-2003	3.1	Revision numbering modified: a minor revision will be indicated by incrementing the digit after the dot, and a major revision, by incrementing the digit before the dot (revision version 03 equals 3.0). Modifications to values of I _{CC1} and I _{SB} for the 55 and 70ns devices Document promoted to full datasheet

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
All other names are the property of their respective owners.

© 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta -
Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com