

128Kx8 Monolithic SRAM, SMD 5962-89598

FEATURES

- Access Times of 15*, 17, 20, 25, 35, 45, 55ns
- Battery Back-up Operation
 - 2V Data Retention (EDI88130LPS)
- CS1#, CS2 & OE# Functions for Bus Control
- Inputs and Outputs Directly TTL Compatible
- Organized as 128Kx8
- Commercial, Industrial and Military Temperature Ranges
- Thru-hole and Surface Mount Packages JEDEC Pinout
 - 32 pin Sidebrazed Ceramic DIP, 400 mil (Package 102)
 - 32 pin Sidebrazed Ceramic DIP, 600 mil (Package 9)
 - 32 lead Ceramic SOJ (Package 140)
 - 32 pad Ceramic Quad LCC (Package 12)
 - 32 pad Ceramic LCC (Package 141)
 - 32 lead Ceramic Flatpack (Package 142)
- Single +5V ($\pm 10\%$) Supply Operation The EDI88130CS is a high speed, high performance, 128Kx8 bits monolithic Static RAM.

An additional chip enable line provides system memory security during power down in non-battery backed up systems and memory banking in high speed battery backed systems where large multiple pages of memory are required.

The EDI88130CS has eight bi-directional input-output lines to provide simultaneous access to all bits in a word.


A low power version, EDI88130LPS, offers a 2V data retention function for battery back-up applications.

Military product is available compliant to MIL-PRF-38535.

* 15ns access time is advanced information, contact factory for availability.

This product is subject to change without notice.

FIGURE 1 – PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Parameter		Unit
Voltage on any pin relative to V_{SS}	-0.2 to 7.0	V
Operating Temperature T_A (Ambient)		
Industrial	-40 to +85	°C
Military	-55 to +125	°C
Storage Temperature, Ceramic	-65 to +150	°C
Power Dissipation	1.7	W
Output Current	40	mA
Junction Temperature, T_J	175	°C

NOTE:

Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Supply Voltage	V_{SS}	0	0	0	V
Input High Voltage	V_{IH}	2.2	—	$V_{CC} + 0.5$	V
Input Low Voltage	V_{IL}	-0.5	—	+0.8	V

TRUTH TABLE

OE#	CS1#	CS2	WE#	Mode	Output	Power
X	H	X	X	Standby	High Z	I_{CC2} , I_{CC3}
X	X	L	X	Standby	High Z	I_{CC2} , I_{CC3}
H	L	H	H	Output Deselect	High Z	I_{CC1}
L	L	H	H	Read	Data Out	I_{CC1}
X	L	H	L	Write	Data In	I_{CC1}


CAPACITANCE
 $T_A = +25^\circ\text{C}$

Parameter	Symbol	Condition	Max		Unit
			LCC	CSOJ, DIP, Flatpack	
Address Lines	C_i	$V_{IN} = V_{CC}$ or V_{SS} , $f = 1.0\text{MHz}$	6	12	pF
Data Lines	C_o	$V_{OUT} = V_{CC}$ or V_{SS} , $f = 1.0\text{MHz}$	8	14	pF

These parameters are sampled, not 100% tested.

DC CHARACTERISTICS
 $V_{CC} = 5.0\text{V}$, $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$

Parameter	Symbol	Conditions	Min	Typ	Max	Units	
Input Leakage Current	I_{LI}	$V_{IN} = 0\text{V}$ to V_{CC}	—	—	± 5	μA	
Output Leakage Current	I_{LO}	$V_{IO} = 0\text{V}$ to V_{CC}	—	—	± 10	μA	
Operating Power Supply Current	I_{CC1}	$WE\# = V_{IH}$, $CS1\# = V_{IL}$, $I_{I/O} = 0\text{mA}$, $CS2 = V_{IH}$	(15-17ns)	—	300	mA	
			(20ns)	—	225	mA	
			(25-55ns)	—	200	mA	
Standby (TTL) Power Supply Current	I_{CC2}	$CS1\# \geq V_{IH}$ and/or $CS2 \leq V_{IL}$, $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, $f = 0$	(17-55ns)	—	25	mA	
			(15ns)	—	60	mA	
Full Standby Power Supply Current	I_{CC3}	$CS1\# \geq V_{CC} - 0.2\text{V}$ and/or $CS2 \leq 0.2\text{V}$ $V_{IN} \geq V_{CC} - 0.2\text{V}$ or $V_{IN} \leq 0.2\text{V}$, $f = 0$	CS (17-55ns)	—	3	10	mA
			CS (15ns)	—	—	15	mA
			LPS	—	—	5	mA
Output Low Voltage	V_{OL}	$I_{OL} = 8.0\text{mA}$	—	—	0.4	V	
Output High Voltage	V_{OH}	$I_{OH} = -4.0\text{mA}$	2.4	—	—	V	

AC Test Conditions


AC CHARACTERISTICS – READ CYCLE (15 to 20ns)
 $V_{CC} = 5.0V, V_{SS} = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter	Symbol		15ns*		17ns		20ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{AVAV}	t _{RC}	15		17		20		ns
Address Access Time	t _{AVQV}	t _{AA}		15		17		20	ns
Chip Enable Access Time	t _{E1LQV}	t _{ACS}		15		17		20	ns
	t _{E2HQV}	t _{ACS}		15		17		20	ns
Chip Enable to Output in Low Z (1)	t _{E1LQX}	t _{CLZ}	5		5		5		ns
	t _{E2HQX}	t _{CLZ}	5		5		5		ns
Chip Disable to Output in Low Z (1)	t _{E1HQZ}	t _{CHZ}		6		7		8	ns
	t _{E2LQZ}	t _{CHZ}		6		7		8	ns
Output Hold from Address Change	t _{AVQX}	t _{OH}	3		3		3		ns
Output Enable to Output Valid	t _{GLQV}	t _{OE}		6		6		7	ns
Output Enable to Output in Low Z (1)	t _{GLQX}	t _{OLZ}	0		0		0		ns
Output Disable to Output in High Z(1)	t _{GHQZ}	t _{OHZ}		5		6		8	ns
Chip Enable to Power Up (1)	t _{E1LICCH}	t _{PU}	0		0		0		ns
	t _{E2HICCH}	t _{PU}	0		0		0		ns
Chip Enable to Power Down (1)	t _{E1HICCL}	t _{PD}		15		17		20	ns
	t _{E2LICCL}	t _{PD}		15		17		20	ns

1. This parameter is guaranteed by design but not tested.

* 15ns access time is advanced information, contact factory for availability.

AC CHARACTERISTICS – READ CYCLE (25 to 55ns)
 $V_{CC} = 5.0V, V_{SS} = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter	Symbol		25ns		35ns		45ns		55ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{AVAV}	t _{RC}	25		35		45		55		ns
Address Access Time	t _{AVQV}	t _{AA}		25		35		45		55	ns
Chip Enable Access Time	t _{E1LQV}	t _{ACS}		25		35		45		55	ns
Chip Enable Access Time	t _{E2HQV}	t _{ACS}		25		35		45		55	ns
Chip Enable to Output in Low Z (1)	t _{E1LQX}	t _{CLZ}	5		5		5		5		ns
	t _{E2HQX}	t _{CLZ}	5		5		5		5		ns
Chip Disable to Output in Low Z (1)	t _{E1HQZ}	t _{CHZ}		10		15		20		20	ns
	t _{E2LQZ}	t _{CHZ}		10		15		20		20	ns
Output Hold from Address Change	t _{AVQX}	t _{OH}	0		0		0		0		ns
Output Enable to Output Valid	t _{GLQV}	t _{OE}		10		15		20		25	ns
Output Enable to Output in Low Z (1)	t _{GLQX}	t _{OLZ}	0		0		0		0		ns
Output Disable to Output in High Z(1)	t _{GHQZ}	t _{OHZ}		10		15		20		20	ns
Chip Enable to Power Up (1)	t _{E1LICCH}	t _{PU}	0		0		0		0		ns
	t _{E2HICCH}	t _{PU}	0		0		0		0		ns
Chip Enable to Power Down (1)	t _{E1HICCL}	t _{PD}		25		35		45		55	ns
	t _{E2LICCL}	t _{PD}		25		35		45		55	ns

1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS – WRITE CYCLE (15 to 20ns)
 $V_{CC} = 5.0V, V_{SS} = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$





Parameter	Symbol		15ns*		17ns		20ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	
Write Cycle Time	tAVAV	tWC	15		17		20		ns
Chip Enable to End of Write	tE1LWH	tCW	12		13		15		ns
	tE1LE1H	tCW	12		13		15		ns
	tE2HWH	tCW	12		13		15		ns
	tE2HE2L	tCW	12		13		15		ns
Address Setup Time	tAVWL	tAS	0		0		0		ns
	tAVE1L	tAS	0		0		0		ns
	tAVE2H	tAS	0		0		0		ns
Address Valid to End of Write	tAVWH	tAW	12		13		15		ns
Write Pulse Width	tWLWH	tWP	12		13		15		ns
	tWLE1H	tWP	12		13		15		ns
	tWLE2L	tWP	12		13		15		ns
Write Recovery Time	tWHAX	tWR	0		0		0		ns
	tE1HAX	tWR	0		0		0		ns
	tE2LAX	tWR	0		0		0		ns
Data Hold Time	tWHDX	tDH	0		0		0		ns
	tE1HDX	tDH	0		0		0		ns
	tE2LDX	tDH	0		0		0		ns
Write to Output in High Z (1)	tWLQZ	tWHZ	0	7	0	8	0	8	ns
Data to Write Time	tdVWH	tdW	7		8		10		ns
	tdVE1H	tdW	7		8		10		ns
	tdVE2L	tdW	7		8		10		ns
Output Active from End of Write (1)	tWHQX	tWLZ	3		3		3		ns

1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS – WRITE CYCLE (25 to 55ns)
 $V_{CC} = 5.0V, V_{SS} = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter	Symbol		25ns		35ns		45ns		55ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	tAVAV	tWC	25		35		45		55		ns
Chip Enable to End of Write	tE1LWH	tCW	20		25		35		45		ns
	tE1LE1H	tCW		16		20		25		40	ns
	tE2HWH	tCW	16		20		25		40		ns
	tE2HE2L	tCW		16		20		25		40	ns
Address Setup Time	tAVWL	tAS	0		0		0		0		ns
	tAVE1L	tAS	0		0		0		0		ns
	tAVE2H	tAS	0		0		0		0		ns
Address Valid to End of Write	tAVWH	tAW	20		25		35		45		ns
	tAVEH	tAW	20		25		35		45		ns
Write Pulse Width	tWLWH	tWP	20		30		30		35		ns
	tWLE1H	tWP	20		30		30		35		ns
	tWLE2L	tWP	20		30		30		35		ns
Write Recovery Time	tWHAX	tWR	0		0		5		5		ns
	tE1HAX	tWR	0		0		5		5		ns
	tE2LAX	tWR	0		0		5		5		ns
Data Hold Time	tWHDX	tDH	0		0		0		0		ns
	tE1HDX	tDH	0		0		0		0		ns
	tE2LDX	tDH	0		0		0		0		ns
Write to Output in High Z (1)	tWLQZ	tWHZ	0	10	0	13	0	15	0	20	ns
Data to Write Time	tdVWH	tdW	15		20		20		25		ns
	tdVE1H	tdW	15		20		20		25		ns
	tdVE2L	tdW	15		20		20		25		ns
Output Active from End of Write (1)	tWHQX	tWLZ	3		3		3		3		ns

1. This parameter is guaranteed by design but not tested.

FIGURE 2 – TIMING WAVEFORM – READ CYCLES

FIGURE 3 – WRITE CYCLE 1

FIGURE 4 –
WRITE CYCLES 2

WRITE CYCLES 3




DATA RETENTION CHARACTERISTICS (EDI88130LPS Only)
 $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$




Characteristic Low Power Version only	Sym	Conditions	Min	Typ	Max	Units
Data Retention Voltage	V_{CC}	$V_{CC} = 2.0\text{V}$	2	–	–	V
Data Retention Quiescent Current	I_{CCDR}	$CS1\# \geq V_{CC} - 0.2\text{V}$ and/or $CS2 \geq V_{SS} + 0.2\text{V}$	–	0.5	2	mA
Chip Disable to Data Retention Time (1)	T_{CDR}	$V_{IN} \geq V_{CC} - 0.2\text{V}$	0	–	–	ns
Operation Recovery Time (1)	T_R	or $V_{IN} \leq 0.2\text{V}$	T_{AVAV}^*	–	–	ns

NOTE:

1. Parameter guaranteed by design, but not tested.


* Read Cycle Time

FIGURE 5 – DATA RETENTION – CS1# CONTROLLED

FIGURE 6 – DATA RETENTION – CS2 CONTROLLED



PACKAGE 12 – 32 PIN CERAMIC QUAD LCC

PACKAGE 9 – 32 PIN SIDEBRAZED CERAMIC DIP (600 MILS WIDE)

PACKAGE 102 – 32 PIN SIDEBRAZED CERAMIC DIP (400 MILS WIDE)





PACKAGE 140 – 32 LEAD CERAMIC SOJ



PACKAGE 141 – 32 PAD CERAMIC LCC



PACKAGE 142 – 32 PIN CERAMIC FLATPACK





ORDERING INFORMATION

EDI 8 8130 CS X X X

MICROSEMI CORPORATION _____

SRAM _____

ORGANIZATION, 128Kx8 _____

(130 = Dual CS)

TECHNOLOGY: _____

CS = CMOS Standard Power (5V)

LPS = Low Power

ACCESS TIME (ns) _____

PACKAGE TYPE: _____

C = 32 lead Sidebrazed DIP, 600 mil (Package 9)

F = 32 lead Ceramic Flatpack (Package 142)

L = 32 pad Ceramic LCC (Package 141)

L32 = 32 pad Ceramic Quad LCC (Package 12)

N = 32 lead Ceramic SOJ (Package 140)

T = 32 lead Sidebrazed DIP, 400 mil (Package 102)

DEVICE GRADE: _____

B = MIL-STD-883 Compliant

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0°C to +70°C

Document Title

128Kx8 Monolithic SRAM, SMD 5962-89598

Revision History

Rev #	History	Release Date	Status
Rev 12	Changes (Pg. 1-10) 12.1 Change document layout from White Electronic Designs to Microsemi 12.2 Add document Revision History page	March 2011	Final
Rev 13	Changes (Pg. 2) 13.1 Change WE# to WE# = V _{IH} for Icc1 in the DC Characteristics chart 13.2 Add 'f = 0' to Icc2 in the DC Characteristics chart 13.3 Add 'f = 0' to Icc3 in the DC Characteristics chart	October 2011	Final