

## Presetable 4-Bit Binary Ripple Counter

### Military Logic Products

### Product Specification

#### FEATURES

- High speed 4-bit binary counting
- Asynchronous parallel load for presetting counter
- Overriding Master Reset
- Buffered  $Q_0$  output drives  $CP_1$  input plus standard fan-out

#### DESCRIPTION

The 54LS197 is an asynchronously presetable binary ripple counter partitioned into divide-by-2 and divide-by-8 sections with each section having a separate Clock input. Stage changes are initiated in the

counting modes by the High-to-Low transition of the Clock inputs, however, state changes of the Q outputs do not occur simultaneously because of the internal ripple delays. Designers should keep in mind when using external logic to decode the Q outputs, that the unequal delays can lead to decoding spikes, and thus a decoded signal should not be used as a strobe or clock.

The  $Q_0$  flip-flop is triggered by the  $CP_0$  input while the  $CP_1$  input triggers the divide-by-8 section.

The device has an asynchronous active-Low Master Reset ( $\overline{MR}$ ) input which

overrides all other inputs and forces all outputs Low. The counter is also asynchronously presetable. A Low on the Parallel Load ( $\overline{PL}$ ) input overrides the Clock inputs and loads the data from parallel Data ( $D_0 - D_3$ ) inputs into the flip-flops. The counter acts as a transparent latch while the  $\overline{PL}$  is Low and any change in the  $D_n$  inputs will be reflected in the outputs.

#### ORDERING INFORMATION


DESCRIPTION	ORDER CODE
14-Pin Ceramic DIP	54LS197/BCA
14-Pin Ceramic FlatPack	54LS197/BDA
20-Pin Ceramic LLCC	54LS197/B2A

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54LS
$CP_0$	Clock input	6LSUL
$CP_1$	Clock input	3.5LSUL
All	Other inputs	1LSUL
$Q_0 - Q_3$	Outputs	10LSUL

NOTE: Where a 54LS Unit Load (LSUL) is 20 $\mu$ A  $I_{IH}$  and -0.4mA  $I_{IL}$ .

#### PIN CONFIGURATION




#### LOGIC SYMBOL



# Counter

# 54LS197

## LOGIC DIAGRAM



## COUNT SEQUENCE

COUNT	4-BIT BINARY <sup>1</sup>			
	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	L	H	L
11	H	L	H	H
12	H	H	L	L
13	H	H	L	H
14	H	H	H	L
15	H	H	H	H

NOTE: Q<sub>0</sub> connected to input CP<sub>1</sub>; input applied to CP<sub>0</sub>

## MODE SELECT — FUNCTION TABLE

OPERATING MODE	INPUTS				OUTPUT
	MR	PL	CP	D <sub>n</sub>	
Reset (clear)	L	X	X	X	L
Parallel load	H	L	X	L	L
	H	L	X	H	H
Count	H	H	↓	X	count

H = High voltage level  
 L = Low voltage level  
 X = Don't care  
 ↓ = High-to-Low clock transition

## Counter

54LS197

**ABSOLUTE MAXIMUM RATINGS** (Over operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage	7.0	V
$V_I$	Input voltage range	-0.5 to +5.5	V
$I_I$	Input current range	-30 to +1	mA
$V_O$	Voltage applied to output in High output state range	-0.5 to $V_{CC}$	V
$T_{STG}$	Storage temperature range	-65 to +150	°C

**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
$V_{CC}$	Supply voltage	4.5	5.0	5.5	V
$V_{IH}$	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			+0.7	V
$I_{IK}$	Input clamp current			-18	mA
$I_{OH}$	High-level output current			-400	μA
$I_{OL}$	Low-level output current			4	mA
$T_A$	Operating free-air temperature range	-55		+125	°C

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT
			Min	Typ <sup>2</sup>	Max	
$V_{OH}$	High-level output voltage	$V_{CC} = \text{Min}, V_{IH} = \text{Min}, V_{IL} = \text{Max}, I_{OH} = \text{Max}$	2.4	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{Min}, V_{IH} = \text{Min}, V_{IL} = \text{Max}, I_{OL} = \text{Max}$		0.25	0.4	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{Min}, I_I = I_{IK}$			-1.5	V
$I_{IH2}$	Input current at maximum input voltage	$V_{CC} = \text{Max}$ $V_I = 5.5\text{V}$	$D_0 - D_3, \overline{PL}$		0.1	mA
			$\overline{MR}, \overline{CP}_0, \overline{CP}_1$		0.2	mA
$I_{IH1}$	High-level input current	$V_{CC} = \text{Max},$ $V_I = 2.7\text{V}$	$D_0 - D_3, \overline{PL}$		20	μA
			$\overline{MR}, \overline{CP}_0, \overline{CP}_1$		40	μA
$I_{IL}$	Low-level input current	$V_{CC} = \text{Max},$ $V_I = 0.4\text{V}$	$D_0 - D_3, \overline{PL}$		-0.4	mA
			$\overline{MR}$ input		-0.8	mA
			$\overline{CP}_0$ input		-2.4	mA
			$\overline{CP}_1$ input		-1.3	mA
$I_{OS}$	Short-circuit output current <sup>3</sup>	$V_{CC} = \text{Max}$	-20		-100	mA
$I_{CC}$	Supply current <sup>4</sup> (total)	$V_{CC} = \text{Max}$		16	27	mA

## Counter

54LS197

AC ELECTRICAL CHARACTERISTICS  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT	
			$C_L = 15\text{pF}$			
			Min	Max		
$f_{\text{MAX}}$	Maximum count frequency	Waveform 1	$\text{CP}_0$	30		MHz
			$\text{CP}_1$	15		MHz
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $\text{CP}_0$ to $Q_0$	Waveform 1			15 21	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $\text{CP}_1$ to $Q_1$	Waveform 1			19 35	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $\text{CP}_1$ to $Q_2$	Waveform 1			51 63	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $\text{CP}_1$ to $Q_3$	Waveform 1			78 95	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay Data to output	Waveform 2			27 44	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $\text{PL}$ to output	Waveform 3			39 45	ns ns
$t_{\text{PHL}}$	Propagation delay $\text{MR}$ to output	Waveform 4			51	ns

AC SETUP REQUIREMENTS  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMIT		UNIT	
			Min	Max		
$t_w$	Clock pulse width	Waveform 1	$\text{CP}_0$	20		ns
			$\text{CP}_1$	30		ns
$t_w$	$\text{MR}$ pulse width	Waveform 4		15		ns
$t_w$	$\text{PL}$ pulse width	Waveform 3		20		ns
$t_s(\text{H})$	Setup time High data to $\text{PL}$	Waveform 5		10		ns
$t_h(\text{H})$	Hold time High data to $\text{PL}$	Waveform 5		20		ns
$t_s(\text{L})$	Setup time Low data to $\text{PL}$	Waveform 5		15		ns
$t_h(\text{L})$	Hold time Low data to $\text{PL}$	Waveform 5		20		ns
$t_{\text{rec}}$	Recovery time, $\text{MR}$ to $\text{CP}$	Waveform 4		30		ns
$t_{\text{rec}}$	Recovery time, $\text{PL}$ to $\text{CP}$	Waveform 3		30		ns

## Counter

54LS197

AC ELECTRICAL CHARACTERISTICS  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}^5$ 

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNIT
				$C_L = 50\text{pF}$		
				Min	Max	
$f_{\text{MAX}}$	Maximum count frequency	Waveform 1	$\overline{CP}_0$	30		MHz
			$\overline{CP}_1$	15		MHz
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $\overline{CP}_0$ to $Q_0$	Waveform 1			20 26	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $\overline{CP}_1$ to $Q_1$	Waveform 1			24 40	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $\overline{CP}_1$ to $Q_2$	Waveform 1			56 68	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $\overline{CP}_1$ to $Q_3$	Waveform 1			83 100	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay Data to output	Waveform 2			32 49	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay PL to output	Waveform 3			44 50	ns ns
$t_{\text{PHL}}$	Propagation delay MR to output	Waveform 4			56	ns

AC ELECTRICAL CHARACTERISTICS  $T_A = -55^\circ\text{C}$  and  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}^5$ 

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNIT
				$C_L = 50\text{pF}$		
				Min	Max	
$f_{\text{MAX}}$	Maximum count frequency	Waveform 1	$\overline{CP}_0$	30		MHz
			$\overline{CP}_1$	15		MHz
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $\overline{CP}_0$ to $Q_0$	Waveform 1			26 34	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $\overline{CP}_1$ to $Q_1$	Waveform 1			31 52	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $\overline{CP}_1$ to $Q_2$	Waveform 1			73 88	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay $\overline{CP}_1$ to $Q_3$	Waveform 1			108 130	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay Data to output	Waveform 2			42 64	ns ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation delay PL to output	Waveform 3			57 65	ns ns
$t_{\text{PHL}}$	Propagation delay MR to output	Waveform 4			73	ns

# Counter

54LS197


## AC SETUP REQUIREMENTS $T_A = -55^{\circ}\text{C}$ and $+125^{\circ}\text{C}$ , $V_{CC} = 5.0\text{V}^5$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMIT		UNIT
			Min	Max	
$t_w$	Clock pulse width	Waveform 1	$CP_0$	20	ns
			$CP_1$	30	ns
$t_w$	$\overline{MR}$ pulse width	Waveform 4	20		ns
$t_w$	$PL$ pulse width	Waveform 3	20		ns
$t_s(H)$	Setup time High data to $PL$	Waveform 5	10		ns
$t_h(H)$	Hold time High data to $PL$	Waveform 5	20		ns
$t_s(L)$	Setup time Low data to $PL$	Waveform 5	15		ns
$t_h(L)$	Hold time Low data to $PL$	Waveform 5	20		ns
$t_{rec}$	Recovery time, $\overline{MR}$ to $CP$	Waveform 4	30		ns
$t_{rec}$	Recovery time, $PL$ to $CP$	Waveform 3	30		ns

**NOTES:**

- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table operating mode.
- All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .
- Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- Measure  $I_{CC}$  with all inputs grounded and all outputs open.
- These parameters are guaranteed, but not tested.


## AC WAVEFORMS



# Counter

# 54LS197

## AC WAVEFORMS (Continued)



## TEST CIRCUIT AND WAVEFORM

