

## 54ACQ373 • 54ACTQ373 Quiet Series Octal Transparent Latch with TRI-STATE® Outputs

### General Description



The 'ACQ/ACTQ373 consists of eight latches with TRI-STATE outputs for bus organized system applications. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is low, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state.

The 'ACQ/ACTQ373 utilizes NSC Quiet Series technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

### Features

- $I_{CC}$  and  $I_{OZ}$  reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch up immunity
- Eight latches in a single package
- TRI-STATE outputs drive bus lines or buffer memory address registers
- Outputs source/sink 24 mA
- Faster prop delays than the standard 'AC/ACT373
- 4 kV minimum ESD immunity ('ACQ)
- Standard Military Drawing (SMD)
  - 'ACTQ373: 5962-92188
  - 'ACQ373: 5962-92178

### Logic Symbols




Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
LE	Latch Enable Input
OE	Output Enable Input
O <sub>0</sub> -O <sub>7</sub>	TRI-STATE Latch Outputs


GTO™ is a trademark of National Semiconductor Corporation.  
 TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
 FACT® is a registered trademark of Fairchild Semiconductor Corporation.  
 FACT Quiet Series™ is a trademark of Fairchild Semiconductor Corporation.

## Connection Diagrams

Pin Assignment for DIP and Flatpak



Pin Assignment for LCC



## Functional Description

The 'ACQ/ACTQ373 contains eight D-type latches with TRI-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE standard outputs are controlled by the Output Enable ( $\bar{OE}$ ) input. When  $\bar{OE}$  is LOW, the standard outputs are in the 2-state mode. When  $\bar{OE}$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

## Truth Table

Inputs			Outputs
LE	$\bar{OE}$	$D_n$	$O_n$
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	$O_0$

H = HIGH Voltage Level


L = LOW Voltage Level

Z = High Impedance

X = Immaterial

$O_0$  = Previous  $O_0$  before HIGH to Low transition of Latch Enable

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V
DC Input Diode Current ( $I_{IIK}$ )	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage ( $V_I$ )	-0.5V to $V_{CC} + 0.5V$
DC Output Diode Current ( $I_{OK}$ )	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage ( $V_O$ )	-0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current ( $I_O$ )	$\pm 50$ mA
DC $V_{CC}$ or Ground Current per Output Pin ( $I_{CC}$ or $I_{GND}$ )	$\pm 50$ mA
Storage Temperature ( $T_{STG}$ )	-65°C to +150°C
DC Latchup Source or Sink Current	$\pm 300$ mA
Junction Temperature ( $T_J$ )	175°C
CDIP	

## Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ )	2.0V to 6.0V
'ACQ	4.5V to 5.5V
'ACTQ	0V to $V_{CC}$
Input Voltage ( $V_I$ )	0V to $V_{CC}$
Output Voltage ( $V_O$ )	0V to $V_{CC}$
Operating Temperature ( $T_A$ )	-55°C to +125°C
54ACQ/ACTQ	
Minimum Input Edge Rate $\Delta V/\Delta t$	
'ACQ Devices	
$V_{IN}$ from 30% to 70% of $V_{CC}$	
$V_{CC}$ @ 3.0V, 4.5V, 5.5V	125 mV/ns
'ACTQ Devices	
$V_{IN}$ from 0.8V to 2.0V	
$V_{CC}$ @ 4.5V, 5.5V	125 mV/ns
Minimum Input Edge Rate $\Delta V/\Delta t$	

Note: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from -40°C to +125°C.

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.

## DC Characteristics for 'ACQ Family Devices

Symbol	Parameter	$V_{CC}$ (V)	54ACQ		Units	Conditions		
			$T_A =$ -55°C to +125°C					
			Guaranteed Limits					
$V_{IH}$	Minimum High Level Input Voltage	3.0 4.5 5.5	2.1 3.15 3.85		V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$		
$V_{IL}$	Maximum Low Level Input Voltage	3.0 4.5 5.5	0.9 1.35 1.65		V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$		
$V_{OH}$	Minimum High Level Output Voltage	3.0 4.5 5.5	2.9 4.4 5.4		V	$I_{OUT} = -50 \mu A$		
		3.0 4.5 5.5	2.4 3.7 4.7		V	(Note 2) $V_{IN} = V_{IL}$ or $V_{IH}$ $I_{OH} = -12 mA$ $I_{OH} = -24 mA$ $I_{OH} = -24 mA$		
		3.0 4.5 5.5	0.1 0.1 0.1		V	$I_{OUT} = 50 \mu A$		
		3.0 4.5 5.5	0.50 0.50 0.50		V	(Note 2) $V_{IN} = V_{IL}$ or $V_{IH}$ $I_{OL} = 12 mA$ $I_{OL} = 24 mA$ $I_{OL} = 24 mA$		
$I_{IN}$	Maximum Input Leakage Current	5.5	$\pm 1.0$	$\mu A$		$V_I = V_{CC}, GND$ (Note 4)		

## DC Characteristics for 'ACQ Family Devices (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	54ACQ	Units	Conditions
			T <sub>A</sub> = -55°C to +125°C		
			Guaranteed Limits		
I <sub>OLD</sub>	Minimum Dynamic (Note 3)	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max
	Output Current	5.5	-50	mA	V <sub>OLD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	80.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 4)
I <sub>OZ</sub>	Maximum TRI-STATE Leakage Current	5.5	±5.0	μA	V <sub>I(OE)</sub> = V <sub>IL</sub> , V <sub>IH</sub> V <sub>I</sub> = V <sub>CC</sub> , GND V <sub>O</sub> = V <sub>CC</sub> , GND
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.5	V	(Notes 5, 6)
V <sub>OLV</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	-1.2	V	(Notes 5, 6)

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I<sub>IN</sub> and I<sub>CC</sub> @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V<sub>CC</sub>.

I<sub>CC</sub> for 54ACQ @ 25°C is identical to 74ACQ @ 25°C.

Note 5: Plastic DIP package.

Note 6: Max number of outputs defined as (n). Data inputs are driven 0V to 5V. One output @ GND.

Note 7: Max number of data inputs (n) switching. (n-1) inputs switching 0V to 5V ('ACQ). Input-under-test switching: 5V to threshold (V<sub>ILD</sub>), 0V to threshold (V<sub>IRD</sub>). f = 1 MHz.

## DC Characteristics for 'ACTQ Family Devices

Symbol	Parameter	V <sub>CC</sub> (V)	54ACTQ	Units	Conditions
			T <sub>A</sub> = -55°C to +125°C		
			Guaranteed Limits		
V <sub>IH</sub>	Minimum High Level Input Voltage	4.5	2.0	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V
		5.5	2.0		
V <sub>IL</sub>	Maximum Low Level Input Voltage	4.5	0.8	V	V <sub>OUT</sub> = 0.1V or V <sub>CC</sub> - 0.1V
		5.5	0.8		
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5	4.4	V	I <sub>OUT</sub> = -50 μA
		5.5	5.4		
		4.5	3.70	V	(Note 8) V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> I <sub>OH</sub> = -24 mA
		5.5	4.70		I <sub>OH</sub> = -24 mA
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5	0.1	V	I <sub>OUT</sub> = 50 μA
		5.5	0.1		
		4.5	0.50	V	(Note 8) V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> I <sub>OL</sub> = 24 mA
		5.5	0.50		I <sub>OL</sub> = 24 mA
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	±1.0	μA	V <sub>I</sub> = V <sub>CC</sub> , GND
I <sub>OZ</sub>	Maximum TRI-STATE Leakage Current	5.5	±5.0	μA	V <sub>I</sub> = V <sub>IL</sub> , V <sub>IH</sub> V <sub>O</sub> = V <sub>CC</sub> , GND

## DC Characteristics for 'ACTQ Family Devices (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	54ACTQ	Units	Conditions
			T <sub>A</sub> = -55°C to +125°C		
			Guaranteed Limits		
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	1.6	mA	V <sub>I</sub> = V <sub>CC</sub> - 2.1V
I <sub>OLD</sub>	Minimum Dynamic	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max
	Output Current (Note 9)	5.5	-50	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	80.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND (Note 10)
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.5	V	(Notes 11, 12)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-1.2	V	(Notes 11, 12)

Note 8: All outputs loaded; thresholds on input associated with output under test.

Note 9: Maximum test duration 2.0 ms, one output loaded at a time.

Note 10: I<sub>CC</sub> for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

Note 11: Plastic DIP package.

Note 12: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

## AC Electrical Characteristics

Symbol	Parameter	V <sub>CC</sub> (V) (Note 13)	54ACQ		Units	
			T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF			
			Min	Max		
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	3.3	1.0	15.0	ns	
		5.0	1.0	9.5		
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay LE to O <sub>n</sub>	3.3	1.0	16.0	ns	
		5.0	1.0	9.5		
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	3.3	1.0	14.5	ns	
		5.0	1.0	10.5		
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	3.3	1.0	12.0	ns	
		5.0	1.0	10.5		

Note 13: Voltage Range 5.0 is 5.0V ±0.5V.

Voltage Range 3.3 is 3.3V ±0.3V.

## AC Operating Requirements

Symbol	Parameter	$V_{CC}$ (V) (Note 14)	54ACQ		Units	
			$T_A = -55^\circ C$ to $+125^\circ C$ $C_L = 50 \text{ pF}$			
			Guaranteed Minimum			
$t_s$		Setup Time, HIGH or LOW $D_n$ to LE	3.3 5.0	3.0 3.0	ns	
$t_h$		Hold Time, HIGH or LOW $D_n$ to LE	3.3 5.0	1.5 1.5	ns	
$t_w$		LE Pulse Width, HIGH	3.3 5.0	5.0 5.0	ns	

Note 14: Voltage Range 5.0 is  $5.0V \pm 0.5V$ .

Voltage Range 3.3 is  $3.3V \pm 0.3V$ .

## AC Electrical Characteristics

Symbol	Parameter	$V_{CC}$ (V) (Note 15)	54ACTQ		Units	
			$T_A = -55^\circ C$ to $+125^\circ C$ $C_L = 50 \text{ pF}$			
			Min	Max		
$t_{PHL}, t_{PLH}$	Propagation Delay $D_n$ to $O_n$	5.0	1.5	10.5	ns	
$t_{PHL}, t_{PLH}$	Propagation Delay LE to $O_n$	5.0	1.5	11.5	ns	
$t_{PZL}, t_{PZH}$	Output Enable Time	5.0	1.5	11.0	ns	
$t_{PHZ}, t_{PLZ}$	Output Disable Time	5.0	1.5	10.5	ns	

Note 15: Voltage Range 5.0 is  $5.0V \pm 0.5V$ .

## AC Operating Requirements


Symbol	Parameter	$V_{CC}$ (V) (Note 16)	54ACTQ		Units	
			$T_A = -55^\circ C$ to $+125^\circ C$ $C_L = 50 \text{ pF}$			
			Guaranteed Minimum			
$t_s$		Setup Time, HIGH or LOW $D_n$ to LE	5.0	3.5	ns	
$t_h$		Hold Time, HIGH or LOW $D_n$ to LE	5.0	1.5	ns	
$t_w$		LE Pulse Width, HIGH	5.0	5.0	ns	

Note 16: Voltage Range 5.0 is  $5.0V \pm 0.5V$ .

## Capacitance


Symbol	Parameter	Typ	Units	Conditions
$C_{IN}$	Input Capacitance	4.5	pF	$V_{CC} = \text{OPEN}$
$C_{PD}$	Power Dissipation Capacitance	44.0	pF	$V_{CC} = 5.0V$

**Physical Dimensions** inches (millimeters) unless otherwise noted



**20-Terminal Ceramic Leadless Chip Carrier (L)  
NS Package Number E20A**

E20A (REV. D)




**20-Lead Ceramic Dual-In-Line Package (D)  
NS Package Number J20A**

J20A (REV. M)

## **54ACQQ373 • 54ACTQ373 Quiet Series Octal Transparent Latch with TRI-STATE Outputs**

## **Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



## **LIFE SUPPORT POLICY**

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor  
Corporation  
Americas**  
Tel: 1-800-272-9959  
Fax: 1-800-737-7018  
Email: support@nsc.com

**National Semiconductor  
Asia Pacific Customer  
Response Group**  
Tel: 65-2544466  
Fax: 65-2504466  
Email: [sea\\_support@nsc.com](mailto:sea_support@nsc.com)

**National Semiconductor  
Japan Ltd.**  
Tel: 81-3-5620-6175  
Fax: 81-3-5620-6176