TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# TC74VCX16646FT


Low-Voltage 16-Bit Bus Transceiver/Register with 3.6-V Tolerant Inputs and Outputs

The TC74VCX16646FT is a high-performance CMOS 16-bit bus transceiver/register. Designed for use in 1.8-V, 2.5-V or 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation.

It is also designed with overvoltage tolerant inputs and outputs up to 3.6 V.

This device is bus transceiver with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers.

All inputs are equipped with protection circuits against static discharge.



Weight: 0.25 g (typ.)

#### Features (Note)

- Low-voltage operation:  $V_{CC} = 1.8$  to 3.6 V
- High-speed operation:  $t_{pd} = 2.9 \text{ ns} (max) (V_{CC} = 3.0 \text{ to } 3.6 \text{ V})$

$$t_{pd}$$
 = 3.5 ns (max) (V<sub>CC</sub> = 2.3 to 2.7 V)

$$t_{pd}$$
 = 7.0 ns (max) (V<sub>CC</sub> = 1.8 V)

• Output current:  $I_{OH}/I_{OL} = \pm 24 \text{ mA} \text{ (min)} (V_{CC} = 3.0 \text{ V})$ 

$$: I_{OH}/I_{OL} = \pm 18 \text{ mA} \text{ (min)} (V_{CC} = 2.3 \text{ V})$$

$$: I_{OH}/I_{OL} = \pm 6 \text{ mA} \text{ (min)} (V_{CC} = 1.8 \text{ V})$$

- Latch-up performance: -300 mA
- ESD performance: Machine model  $\geq \pm 200$  V

Human body model ≥ ±2000 V

- Package: TSSOP
- Bidirectional interface between 2.5 V and 3.3 V signals.
- 3.6-V tolerant function and power-down protection provided on all inputs and outputs


Note: Do not apply a signal to any bus pins when it is in the output mode. Damage may result.

All floating (high impedance) bus pins must have their input level fixed by means of pull-up or pull-down resistors.

#### Pin Assignment (top view)

			1	
1DIR	1	0	56	10E
1CAB	2		55	1CBA
1SAB	3		54	1SBA
GND	4		53	GND
1A1	5		52	1B1
1A2	6		51	1B2
V <sub>CC</sub>	7		50	V <sub>CC</sub>
1A3	8		49	1B3
1A4	9		48	1B4
1A5	10		47	1B5
GND	11		46	GND
1A6	12		45	1B6
1A7	13		44	1B7
1A8	14		43	1B8
2A1	15		42	2B1
2A2	16		41	2B2
2A3	17		40	2B3
GND	18		39	GND
2A4	19		38	2B4
2A5	20		37	2B5
2A6	21		36	2B6
V <sub>CC</sub>	22		35	V <sub>CC</sub>
2A7	23		34	2B7
2A8	24		33	2B8
GND	25		32	GND
2SAB	26		31	2SBA
2CAB	27		30	2CBA
2DIR	28		29	20E

#### **IEC Logic Symbol**



#### **Truth Table**

		Contro	l Inputs			В	us	Function	
ŌĒ	DIR	CAB	CBA	SAB	SBA	А	В	Function	
		Х*	X*	х	х	Input	Input	The output functions of A and B Busses are	
н	x	~	~	~	^	Z	Z	disabled.	
п	^	Ļ		х	х	х	х	Both A and B Busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the Clock.	
						Input	Output		
		X*	X*	L	х	L	L	The data on the A bus are displayed on the B bus.	
						Н	Н		
			X*	L	x	L	L	The data on the A bus are displayed on the	
L	н		<b>^</b> *	L	^	н	н	B Bus, and are stored into the A storage flip-flops on the rising edge of CAB.	
		X*	X*	Н	х	х	Qn	The data in the A storage flop-flops are displayed on the B Bus.	
						L	L	The data on the A Bus are stored into the A	
			X*	Н	Х	н	Н	storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B Bus.	
						Output	Input		
		X*	X*	х	L	L	L	The data on the B Bus are displayed on the A bus.	
						Н	Н		
		X*		х	L	L	L	The data on the B Bus are displayed on the A Bus, and are stored into the B storage	
L	L	<b>^</b> .		^	L	н	н	flip-flops on the rising edge of CBA.	
		X*	X*	х	Н	Qn	х	The data in the B storage flip-flops are displayed on the A Bus.	
			<b>_</b>			L	L	The data on the B Bus are stored into the	
		Х*		Х	Н	Н	Н	storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A Bus.	


X: Don't care

Z: High impedance


Qn: The data stored into the internal flip-flops by most recent low to high transition of the clock inputs.

\*: The clocks are not internally with either  $\overline{OE}$  or DIR. Therefore, data on the A and/or B busses may be clocked into the storage flip-flops at any time.

#### System Diagram



#### **Timing Chart**



#### Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Power supply voltage	V <sub>CC</sub>	-0.5 to 4.6	V
DC input voltage (DIR, OE, CAB, CBA, SAB, SBA)	V <sub>IN</sub>	-0.5 to 4.6	V
		-0.5 to 4.6 (Note 2)	
DC bus I/O voltage	V <sub>I/O</sub>	–0.5 to V <sub>CC</sub> + 0.5 (Note 3)	V
Input diode current	I <sub>IK</sub>	-50	mA
Output diode current	lok	±50 (Note 4)	mA
DC output current	IOUT	±50	mA
Power dissipation	PD	400	mW
DC $V_{CC}/\text{ground}$ current per supply pin	I <sub>CC</sub> /I <sub>GND</sub>	±100	mA
Storage temperature	T <sub>stg</sub>	–65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

- Note 2: OFF state
- Note 3: High or low state. IOUT absolute maximum rating must be observed.
- Note 4:  $V_{OUT} < GND, V_{OUT} > V_{CC}$

#### **Operating Ranges (Note 1)**

Characteristics	Symbol	Rating	Unit
Power supply voltage	V <sub>CC</sub>	1.8 to 3.6	V
Fower supply voltage	VCC	1.2 to 3.6 (Note 2)	v
Input voltage (DIR, OE, CAB, CBA, SAB, SBA)	V <sub>IN</sub>	-0.3 to 3.6	V
Bus I/O voltage	VI/O	0 to 3.6 (Note 3)	V
Bus NO voltage	VI/O	0 to V <sub>CC</sub> (Note 4)	v
		±24 (Note 5)	
Output current	I <sub>OH</sub> /I <sub>OL</sub>	±18 (Note 6)	mA
		±6 (Note 7)	
Operating temperature	T <sub>opr</sub>	-40 to 85	°C
Input rise and fall time	dt/dv	0 to 10 (Note 8)	ns/V

Note 1: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either  $V_{CC}$  or GND.

Note 2: Data retention only

Note 3: OFF state

Note 4: High or low state

Note 5:  $V_{CC} = 3.0$  to 3.6 V

- Note 6:  $V_{CC} = 2.3$  to 2.7 V
- Note 7: V<sub>CC</sub> = 1.8 V
- Note 8:  $V_{IN} = 0.8$  to 2.0 V,  $V_{CC} = 3.0$  V

#### **Electrical Characteristics**

#### DC Characteristics (Ta = -40 to 85°C, 2.7 V < V<sub>CC</sub> $\leq$ 3.6 V)

Character	ristics	Symbol Test Condition			Min	Мах	Unit		
Onaracter	131103	Oymbol	Test condition		V <sub>CC</sub> (V)		IVIIII	Max	Onic
Input voltage	H-level	VIH		—	2.7 to 3.6	2.0	_	V	
input voltage	L-level	VIL		_	2.7 to 3.6	_	0.8	v	
				I <sub>OH</sub> = -100 μA	2.7 to 3.6	V <sub>CC</sub> - 0.2	_		
	H-level	Vон	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -12 mA	2.7	2.2	_		
				I <sub>OH</sub> = -18 mA	3.0	2.4	_		
Output voltage				I <sub>OH</sub> = -24 mA	3.0	2.2	_	V	
- <u>-</u>			$V_{IN} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 100 μA	2.7 to 3.6	_	0.2		
	L-level	Voi		$V_{IN} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 12 mA	2.7	_	0.4	
	L-IEVEI	VOL			I <sub>OL</sub> = 18 mA	3.0	_	0.4	
				I <sub>OL</sub> = 24 mA	3.0	_	0.55		
Input leakage curre	ent	I <sub>IN</sub>	$V_{IN} = 0$ to 3.6 V		2.7 to 3.6	_	±5.0	μA	
3-state output OFF	state current	I <sub>OZ</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = 0 \text{ to } 3.6 \text{ V}$		2.7 to 3.6	_	±10.0	μA	
Power-off leakage	current	IOFF	$V_{IN}$ , $V_{OUT} = 0$ to 3.6 V		0		10.0	μA	
Quiescent cumply	urrent	1	$V_{IN} = V_{CC}$ or GND		2.7 to 3.6	_	20.0		
Quiescent supply of	Surrent	Icc	$V_{CC} \le (V_{IN}, V_{OUT}) \le 3.6 V$		2.7 to 3.6	_	±20.0	μA	
Increase in $I_{CC}$ pe	r input	Δlcc	$V_{IH} = V_{CC} - 0.6 V$		2.7 to 3.6	_	750		

#### DC Characteristics (Ta = -40 to $85^{\circ}$ C, 2.3 V $\leq$ V<sub>CC</sub> $\leq$ 2.7 V)

Character	ristics	Symbol	Test C	ondition	V <sub>CC</sub> (V)	Min	Max	Unit	
Input voltage	H-level	VIH	-	_	2.3 to 2.7	1.6	_	V	
Input voltage	L-level	VIL	-		2.3 to 2.7	_	0.7	v	
				I <sub>OH</sub> = -100 μA	2.3 to 2.7	V <sub>CC</sub> - 0.2	_		
	H-level	V <sub>OH</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -6 \text{ mA}$	2.3	2.0			
				$I_{OH} = -12 \text{ mA}$	2.3	1.8		v	
Output voltage				I <sub>OH</sub> = -18 mA	2.3	1.7	_		
				I <sub>OL</sub> = 100 μA	2.3 to 2.7	_	0.2		
	L-level	V <sub>OL</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 12 \text{ mA}$	2.3	_	0.4		
				I <sub>OL</sub> = 18 mA	2.3	_	0.6		
Input leakage curre	ent	I <sub>IN</sub>	V <sub>IN</sub> = 0 to 3.6 V		2.3 to 2.7	_	±5.0	μA	
3-state output OFF	state current	I <sub>OZ</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = 0 \text{ to } 3.6 \text{ V}$		2.3 to 2.7	_	±10.0	μA	
Power-off leakage	current	IOFF	$V_{IN}$ , $V_{OUT} = 0$ to 3.6 V		0	_	10.0	μA	
Quiescent supply of		loo	$V_{IN} = V_{CC}$ or GND		2.3 to 2.7		20.0	μA	
Quiescent supply (	Juneni	Icc	$V_{CC} \le (V_{IN}, V_{OUT}) \le 3.0$	$V_{CC} \le (V_{IN}, V_{OUT}) \le 3.6 \text{ V}$			±20.0	μA	

### DC Characteristics (Ta = -40 to $85^{\circ}$ C, 1.8 V $\leq$ V<sub>CC</sub> < 2.3 V)

Characteris	stics	Symbol	Test	Condition	V <sub>CC</sub> (V)	Min	Max	Unit
Input voltage	H-level	V <sub>IH</sub>		_	1.8 to 2.3	$0.7 \times V_{CC}$		V
mput voltage	L-level	VIL			1.8 to 2.3	_	$0.2 \times V_{CC}$	v
	H-level	Vон	VIN = VIH or VIL	I <sub>OH</sub> = -100 μA	1.8	V <sub>CC</sub> - 0.2	_	
Output voltage				I <sub>OH</sub> = -6 mA	1.8	1.4	_	V
	L-level	Mari	Mar Mar or Ma	I <sub>OL</sub> = 100 μA	1.8	_	0.2	
	L-level	V <sub>OL</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$	I <sub>OL</sub> = 6 mA	1.8	_	0.3	
Input leakage curren	nt	I <sub>IN</sub>	$V_{IN} = 0$ to 3.6 V		1.8	_	±5.0	μA
3-state output OFF	state current	I <sub>OZ</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = 0 to 3.6 V		1.8		±10.0	μA
Power-off leakage of	urrent	I <sub>OFF</sub>	$V_{IN}$ , $V_{OUT} = 0$ to 3.6 V		0	_	10.0	μA
Quiescent supply cu	urront	laa	V <sub>IN</sub> = V <sub>CC</sub> or GND		1.8	_	20.0	
Quiescent supply ct		Icc	$V_{CC} \le (V_{IN}, V_{OUT}) \le 3$	3.6 V	1.8		±20.0	μA

### AC Characteristics (Ta = -40 to 85°C, input: $t_r = t_f = 2.0$ ns, $C_L = 30$ pF, $R_L = 500 \Omega$ ) (Note 1)

Characteristics	Symbol	Test Condition		Min	Max	Unit
Characteristics	Symbol	Test Condition	$V_{CC}(V)$	IVIIII	Wax	Unit
			1.8	100	_	
Maximum clock frequency	f <sub>max</sub>	Figure 1, Figure 3	$2.5\pm0.2$	200	_	MHz
			$\textbf{3.3}\pm\textbf{0.3}$	250		
Descention delay firm			1.8	1.5	7.0	
Propagation delay time	t <sub>pLH</sub>	Figure 1, Figure 2	$2.5\pm0.2$	0.8	3.5	ns
(An, Bn-Bn, An)	t <sub>pHL</sub>		$\textbf{3.3}\pm\textbf{0.3}$	0.6	2.9	
Dranamation delay time			1.8	1.5	8.8	
Propagation delay time	t <sub>pLH</sub>	Figure 1, Figure 3	$2.5\pm0.2$	0.8	4.4	ns
(CAB, CBA-Bn, An)	t <sub>pHL</sub>		$\textbf{3.3}\pm\textbf{0.3}$	0.6	3.2	
Dranamatian dalay time			1.8	1.5	8.8	
Propagation delay time	t <sub>pLH</sub>	Figure 1, Figure 2	$2.5\pm0.2$	0.8	4.4	ns
(SAB, SBA-Bn, An)	t <sub>pHL</sub>		$\textbf{3.3}\pm\textbf{0.3}$	0.6	3.5	
Output anabla time		Figure 1, Figure 4, Figure 5	1.8	1.5	9.8	
Output enable time ( <del>OE</del> , DIR-An, Bn)	t <sub>pZL</sub>		$2.5\pm0.2$	0.8	4.9	ns
( UE , DIR-AII, BII)	<sup>t</sup> pZH		$\textbf{3.3}\pm\textbf{0.3}$	0.6	3.8	
Output dischla time			1.8	1.5	7.6	
Output disable time ( OE , DIR-An, Bn)	t <sub>pLZ</sub>	Figure 1, Figure 4, Figure 5	$2.5\pm0.2$	0.8	4.2	ns
(UE, DIR-AII, BII)	<sup>t</sup> pHZ		$\textbf{3.3}\pm\textbf{0.3}$	0.6	3.7	
			1.8	4.0	_	
Minimum pulse width	<sup>t</sup> w (H)	Figure 1, Figure 3	$2.5\pm0.2$	1.5	_	ns
	t <sub>w (L)</sub>		$\textbf{3.3}\pm\textbf{0.3}$	1.5	_	
			1.8	2.5	_	
Minimum setup time	ts	Figure 1, Figure 3	$2.5\pm0.2$	1.5	_	ns
			$\textbf{3.3}\pm\textbf{0.3}$	1.5	_	
			1.8	1.0		
Minimum hold time	t <sub>h</sub>	Figure 1, Figure 3	$2.5\pm0.2$	1.0		ns
			$\textbf{3.3}\pm\textbf{0.3}$	1.0		
	<b>+</b>		1.8	_	0.5	
Output to output skew	t <sub>osLH</sub>	(Note 2)	$2.5\pm0.2$	_	0.5	ns
	t <sub>osHL</sub>		$\textbf{3.3}\pm\textbf{0.3}$	_	0.5	

Note 1: For  $C_L = 50 \text{ pF}$ , add approximately 300 ps to the AC maximum specification.

Note 2: Parameter guaranteed by design.  $(t_{osLH} = |t_{pLHm} - t_{pLHn}|, \ t_{osHL} = |t_{pHLm} - t_{pHLn}|)$ 

#### Dynamic Switching Characteristics

(Ta = 25°C, input:  $t_r = t_f = 2.0$  ns,  $C_L = 30$  pF,  $R_L = 500 \Omega$ )

Characteristics Symbol		Test Condition			Тур.	Unit
				$V_{CC}(V)$		
		$V_{IH} = 1.8 \text{ V}, V_{IL} = 0 \text{ V}$	(Note)	1.8	0.25	
Quiet output maximum dynamic V <sub>OL</sub>	V <sub>OLP</sub>	$V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$	(Note)	2.5	0.6	V
		$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$	(Note)	3.3	0.8	
		$V_{IH} = 1.8 \text{ V}, V_{IL} = 0 \text{ V}$	(Note)	1.8	-0.25	
Quiet output minimum dynamic V <sub>OI</sub>	V <sub>OLV</sub>	$V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$	(Note)	2.5	-0.6	V
,		$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$	(Note)	3.3	-0.8	
		$V_{IH} = 1.8 \text{ V}, V_{IL} = 0 \text{ V}$	(Note)	1.8	1.5	
Quiet output minimum dynamic V <sub>OH</sub>	VOHV	$V_{IH} = 2.5 V, V_{IL} = 0 V$	(Note)	2.5	1.9	V
		$V_{IH} = 3.3 V, V_{IL} = 0 V$	(Note)	3.3	2.2	

Note: Parameter guaranteed by design.

#### **Capacitive Characteristics (Ta = 25°C)**


Characteristics	Symbol	Test Condition	[	V <sub>CC</sub> (V)	Тур.	Unit
Input capacitance	CIN	(DIR, OE, CAB, CBA, SAB, SBA)		1.8, 2.5, 3.3	6	pF
Bus I/O capacitance	C <sub>I/O</sub>			1.8, 2.5, 3.3	7	pF
Power dissipation capacitance	C <sub>PD</sub>	f <sub>IN</sub> = 10 MHz (N	Note)	1.8, 2.5, 3.3	20	pF

Note: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 $I_{CC \text{ (opr)}} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/16 \text{ (per bit)}$ 

#### AC Test Circuit



Parameter	Switch					
t <sub>pLH</sub> , t <sub>pHL</sub>	Open					
t <sub>pLZ</sub> , t <sub>pZL</sub>						
t <sub>pHZ</sub> , t <sub>pZH</sub>	GND					



#### **AC Waveform**




Figure 2 t<sub>pLH</sub>, t<sub>pHL</sub>








Figure 3  $t_{pLH}, t_{pHL}, t_w, t_s, t_h$ 










Symbol		V <sub>CC</sub>	
Cymbol	$3.3\pm0.3~\text{V}$	$2.5\pm0.2~\text{V}$	1.8 V
VIH	2.7 V	V <sub>CC</sub>	V <sub>CC</sub>
VM	1.5 V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
VX	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.15 V	V <sub>OL</sub> + 0.15 V
VY	V <sub>OH</sub> – 0.3 V	V <sub>OH</sub> – 0.15 V	V <sub>OH</sub> – 0.15 V

### Package Dimensions

TSSOP56-P-0061-0.50A

Unit: mm



Weight: 0.25 g (typ.)

#### **RESTRICTIONS ON PRODUCT USE**

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
  applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without
  limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile
  technology products (mass destruction weapons). Product and related software and technology may be controlled under the
  applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the
  U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited
  except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.