
INTEGRATED CIRCUITS



Product specification

2003 Feb 04

Philips Semiconductors



74ALVC04

FEATURES

- Wide supply voltage range form 1.65 to 3.6 ${\rm V}$
- Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V).
- 3.6 V tolerant inputs/outputs
- CMOS low power consumption
- Direct interface with TTL levels (2.7 to 3.6 V)
- Power-down mode
- Latch-up performance exceeds 250 mA
- ESD protection: HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25 \ ^{\circ}C$.

DESCRIPTION

The 74ALVC04 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall times.

The 74ALVC04 provides six inverting buffers.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay inputs nA to output nY	V_{CC} = 1.8 V; C _L = 30 pF; R _L = 1 k Ω	2.4	ns
		V_{CC} = 2.5 V; C _L = 30 pF; R _L = 500 Ω	1.8	ns
		$V_{CC} = 2.7 \text{ V}; \text{ C}_{L} = 50 \text{ pF}; \text{ R}_{L} = 500 \Omega$	2.3	ns
		$V_{CC} = 3.3 \text{ V}; \text{ C}_{L} = 50 \text{ pF}; \text{ R}_{L} = 500 \Omega$	2.0	ns
CI	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per buffer	V _{CC} = 3.3 V; notes 1 and 2	26	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma(C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

 C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts;

N = total load switching outputs;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

2. The condition is $V_I = GND$ to V_{CC} .

74ALVC04

ORDERING INFORMATION

TYPE NUMBER	PACKAGE					
	PINS	PACKAGE	MATERIAL	CODE		
74ALVC04D	14	SO14	plastic	SOT108-1		
74ALVC04PW	14	TSSOP14	plastic	SOT402-1		

FUNCTION TABLE

See note 1.

INPUT	OUTPUT
nA	nY
L	Н
Н	L

Note


1. H = HIGH voltage level;

L = LOW voltage level.

PINNING

PIN	SYMBOL	DESCRIPTION
1	1A	data input
2	1Y	data output
3	2A	data input
4	2Y	data output
5	3A	data input
6	3Y	data output
7	GND	ground (0 V)
8	4Y	data output
9	4A	data input
10	5Y	data output
11	5A	data input
12	6Y	data output
13	6A	data input
14	V _{CC}	supply voltage

74ALVC04



74ALVC04

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		1.65	3.6	V
VI	input voltage		0	3.6	V
Vo	output voltage	V _{CC} = 1.65 to 3.6 V	0	V _{CC}	V
		V _{CC} = 0 V; Power-down mode	0	3.6	V
T _{amb}	operating ambient temperature		-40	+85	°C
t _r , t _f	input rise and fall times	$V_{CC} = 1.65$ to 2.7 V	0	20	ns/V
		$V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	0	10	ns/V

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		-0.5	+4.6	V
I _{IK}	input diode current	V ₁ < 0	-	-50	mA
VI	input voltage		-0.5	+4.6	V
I _{OK}	output diode current	$V_{\rm O} > V_{\rm CC}$ or $V_{\rm O} < 0$	-	±50	mA
Vo	output voltage	notes 1 and 2	-0.5	V _{CC} + 0.5	V
		Power-down mode; note 2	-0.5	+4.6	V
lo	output source or sink current	$V_{O} = 0$ to V_{CC}	-	±50	mA
I _{CC} , I _{GND}	V _{CC} or GND current		-	±100	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	power dissipation				
	SO package	above 70 °C derate linearly with 8 mW/K	-	500	mW
	TSSOP package	above 60 °C derate linearly with 5.5 mW/K	_	500	mW

Notes

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. When $V_{CC} = 0 V$ (Power-down mode), the output voltage can be 3.6 V in normal operation.

74ALVC04

DC CHARACTERISTICS

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

		TEST CONDITI	ONS	BAINI	TYP. ⁽¹⁾	MAX.	UNIT
SYMBOL	PARAMETER	OTHER	V _{CC} (V)	MIN.			
T _{amb} = -40	0 to +85 °C						
V _{IH}	HIGH-level input		1.65 to 1.95	$0.65 \times V_{CC}$	-	-	V
	voltage		2.3 to 2.7	1.7	_	-	V
			2.7 to 3.6	2	-	-	V
V _{IL}	LOW-level input		1.65 to 1.95	_	-	$0.35 imes V_{CC}$	V
	voltage		2.3 to 2.7	_	-	0.7	V
			2.7 to 3.6	_	_	0.8	V
V _{OL}	LOW-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$					
	voltage	I _O = 100 μA	1.65 to 3.6	-	-	0.2	V
		I _O = 6 mA	1.65	-	0.11	0.3	V
		I _O = 12 mA	2.3	-	0.17	0.4	V
		I _O = 18 mA	2.3	-	0.25	0.6	V
		I _O = 12 mA	2.7	-	0.16	0.4	V
		I _O = 18 mA	3.0	-	0.23	0.4	V
		I _O = 24 mA	3.0	-	0.30	0.55	V
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH} \text{ or } V_{IL}$					
		I _O = −100 μA	1.65 to 3.6	V _{CC} – 0.2	-	-	V
		$I_{O} = -6 \text{ mA}$	1.65	1.25	1.51	-	V
		I _O = -12 mA	2.3	1.8	2.10	-	V
		I _O = -18 mA	2.3	1.7	2.01	-	V
		I _O = -12 mA	2.7	2.2	2.53	-	V
		I _O = -18 mA	3.0	2.4	2.76	-	V
		$I_{O} = -24 \text{ mA}$	3.0	2.2	2.68	-	V
ILI	input leakage current	$V_1 = 3.6 V \text{ or GND}$	3.6	-	±0.1	±5	μA
I _{off}	power OFF leakage current	$V_1 \text{ or } V_0 = 3.6 \text{ V}$	0.0	_	±0.1	±10	μA
I _{CC}	quiescent supply current	$V_{I} = V_{CC}$ or GND; $I_{O} = 0$	3.6	-	0.2	20	μA
Δl _{CC}	additional quiescent supply current per input pin	$V_{I} = V_{CC} - 0.6 V; I_{O} = 0$	3.0 to 3.6	-	5	750	μA

Note

1. All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.

74ALVC04


AC CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS		MIN.	TYP. ⁽¹⁾	MAX.	UNIT		
STNIBUL	PARAMETER	WAVEFORMS	V _{CC} (V)	IVIIIN.		IVIAA.			
T _{amb} = -40	$T_{amb} = -40$ to +85 °C								
t _{PHL} /t _{PLH}	propagation delay nA to nY	see Figs 5 and 6	1.65 to 1.95	1.0	2.4	4.4	ns		
			2.3 to 2.7	1.0	1.8	3.0	ns		
			2.7	1.0	2.3	3.3	ns		
			3.0 to 3.6	1.0	2.0	2.8	ns		

Note

1. All typical values are measured at T_{amb} = 25 °C.

AC WAVEFORMS



v	N N	INPUT		
V _{cc}	V _M	VI	$t_r = t_f$	
1.65 to 1.95 V	$0.5 imes V_{CC}$	V _{CC}	≤ 2.0 ns	
2.3 to 2.7 V	$0.5 \times V_{CC}$	V _{CC}	≤ 2.0 ns	
2.7 V	1.5 V	2.7 V	≤ 2.5 ns	
3.0 to 3.6 V	1.5 V	2.7 V	≤ 2.5 ns	

Fig.5 Inputs nA to output nY propagation delay times.

74ALVC04





Fig.6 Load circuitry for switching times.

74ALVC04


SOT108-1

PACKAGE OUTLINES

SO14: plastic small outline package; 14 leads; body width 3.9 mm



74ALVC04



74ALVC04

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300 \,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

74ALVC04

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE ⁽¹⁾	SOLDERING METHOD		
FACKAGE	WAVE	REFLOW ⁽²⁾	
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable	
HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽³⁾	suitable	
PLCC ⁽⁴⁾ , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended ⁽⁴⁾⁽⁵⁾	suitable	
SSOP, TSSOP, VSO	not recommended ⁽⁶⁾	suitable	

Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *"Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods"*.
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

Product specification

74ALVC04

DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

74ALVC04

NOTES

74ALVC04

NOTES

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613508/01/pp**16**

Date of release: 2003 Feb 04

Document order number: 9397 750 10448

SCA75

Let's make things better.





Philips Semiconductors Home		
Produ Buy MySe Conta Product Information		
catalojonline		_
74ALVC04; Hex	Information as of 2003-04-2	
	My.Semiconductors.COM	
inverter	Your personal service from	
	Philips Semiconductors.	download datasheet
	Please register now !	Download datasheet
	Stay informed	
Products General description Features Block diagram Buy online		Datasheet Email/translate
MultiMarket Products & packages Darametrics		
Semiconductors		
Product Selector General description		
Catalog by		
Function The 74ALVC04 is a high-performance, low-	power, low-voltage. Si-gate CMOS	S device and superior to most
<u>Catalog by</u> advanced CMOS compatible TTL families.		
• <u>System</u>		
<u>Cross-reference</u> Schmitt-trigger action at all inputs makes the	circuit tolerant for slower input ris	se and fall times.
- Packages		
End of Life The 74ALVC04 provides six inverting buffer	rs.	
✓ information		
Distributors Go		
→ Models		
• Wide supply voltage range form 1.65	to 3.6 V	
Complies with JEDEC standard:		
 JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) 		
○ JESD8-5 (2.5 to 2.7 V) ○ JESD8B/JESD36 (2.7 to 3.6 V)	
• 3.6 V tolerant inputs/outputs	<i>)</i> •	
CMOS low power consumption		
• Direct interface with TTL levels (2.7 t	to 3.6 V)	
• Power-down mode		
• Latch-up performance exceeds 250 m.	A	
 ESD protection: BBM EIA/JESD22-A114-A ex 	vceeds 2000 V	
\sim HBM EIA/JESD22-A114-A ex		
Applications		
AN240: Interfacing 3 Volt and 5 Volt	Applications	

Datasheet

Type number <u>Title</u>		Publication release Datasheet status date		Page count	File size (kB)	Datasheet	
74ALVC04	Hex inverter	2/4/2003	Product specification	16	78	Download	

Parametrics

Type number	Package	Description	Propagation Delay(ns)	Voltage	of	Power Dissipation Considerations	Logic Switching Levels	Output Drive Capability
74ALVC04D	<u>SOT108-1</u> (SO14)	Hex Inverter	2~4	Low	14	Low Power or Battery Applications	TTL	Medium
74ALVC04PW	, <u>SOT402-1</u> (TSSOP14)	Hex Inverter	2~4	Low	14	Low Power or Battery Applications	TTL	Medium

Products, packages, availability and ordering

<u>Type number</u>	<u>North</u> <u>American</u> <u>type</u> number	Ordering code (12NC)	Marking/Packing	<u>Package</u>	Device status	<u>Buy</u> online
74ALVC04D		9352 697 15112	Standard Marking * Tube	<u>SOT108-1</u> (SO14)	Full production	-
		9352 697 15118	Standard Marking * Reel Pack, SMD, 13"	<u>SOT108-1</u> (SO14)	Full production	-
74ALVC04PW		9352 697 14112	Standard Marking * Tube	<u>SOT402-1</u> (TSSOP14)	Full production	-
		9352 697 14118	Standard Marking * Reel Pack, SMD, 13"	<u>SOT402-1</u> (TSSOP14)	Full production	-

Similar products

<u>74ALVC04</u> links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

Support & tools

Innovative Low Voltage Logic Solutions(date 01-Aug-00) New MultiMarket Products quarterly highlights 2.1(date 19-Feb-03)

Email/translate this product information

- Email this product information.
- Translate this product information page from English to:

The English language is the official language used at the semiconductors.philips.com website and webpages. All translations on this website are created through the use of <u>Google Language Tools</u> and are provided for convenience purposes only. No rights can be derived from any translation on this website.

About this Web Site

Copyright © 2003 Koninklijke Philips N.V. All rights reserved. | Privacy Policy |

| Koninklijke Philips N.V. | Access to and use of this Web Site is subject to the following Terms of Use. |