SN64BCT543 OCTAL REGISTERED BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS
TI0224-D3526, JUNE 1990

State-of-the-Art BICMOS Design Significantly Reduces ICCZ

- 3-State Outputs Drive Bus Lines or Buffer **Memory Address Registers**
- ESD Protection Exceeds 2000 V per MIL-STD-883C, Method 3015
- Package Options include "Small-Outline" Packages and Standard 300-mil DIPs

description

The SN64BCT543 is a noninverting octal bus transceiver. It contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB and LEBA) and output-enable (GAB and GBA) inputs permit independent control for either direction of data flow.

When the A-to-B chip enable (CEAB) is high, the latches are in storage mode and the B outputs are in the high-impedance state. When CEAB is low, latch characteristics and B-output functionality are controlled by LEAB and GAB as follows:

- -when $\overline{\text{LEAB}}$ is low, the latches are transparent; taking $\overline{\text{LEAB}}$ high stores the data present at the A inputs.
- -when GAB is low, the B outputs are active (high or low logic level) and reflect the data present in the A-to-B latches; when GAB is high, the B outputs are in the highimpedance state.


B-to-A data flow is controlled via the CEBA LEBA, and GBA inputs in a manner analogous to that described above for A-to-B data flow.

The SN64BCT543 featues power-up three-state circuitry for hot-card insertion applications.

The SN64BCT543 is characterized for operation from 0°C to 70°C and from -40°C to 125°C.

DW OR NT PACKAGE (TOP VIEW)		
LEBA []	U 24	□vcc
GBA 🗌 2	23	CEBA
A1 🛚 3	22]B1
A2 🛚 4	21	∏ B2
A3 🛮 5	20] B3
A4 []6	19	B 4
A5 🛮 7	18	B5
A6 ∐8	17	□ B6
A7 □ 9	16	B7
A8 ∐1	D 15	B8
CEAB []1	1 14	LEAB
GND [1:	2 13	GAB

logic diagram (positive logic)



Texas **INSTRUMENTS** Copyright @ 1990, Texas Instruments Incorporated

POST OFFICE BOX 655303 . DALLAS, TEXAS 75265

12-35