

M5M418160BJ, TP-6, -7, -6S, -7S

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 1048576-word by 16-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer aluminum process combined with triple-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

FEATURES

Type name	RAS access time (max. ns)	CAS access time (max. ns)	Address access time (max. ns)	OE access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ. mW)
M5M418160BXX-6, -6S	60	15	30	15	110	680
M5M418160BXX-7, -7S	70	20	35	20	130	590



XX=J, TP

- Standard 42pin SOJ, 50pin TSOP
- Single 5.0V ± 10% supply
- Low stand-by power dissipation
5.5mW (Max) CMOS Input level
- Low operating power dissipation
M5M418160Bxx -6, -6S 940.0mW (Max)
M5M418160Bxx -7, -7S 830.0mW (Max)
- Fast-page mode, Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode and OE to control output buffer impedance
- All inputs, output TTL compatible and low capacitance
- 1024 refresh cycles every 16.4ms (A₀ ~ A₉)

APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

PIN CONFIGURATION (TOP VIEW)



M5M418160BJ,TP-6,-7,-6S,-7S

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


FUNCTION

The M5M418160BJ,TP provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., fast page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs					Input/Output	
	$\overline{\text{RAS}}$	$\overline{\text{LCAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{W}}$	$\overline{\text{OE}}$	DQ1-DQ8	DQ9-DQ16
Lower byte Read	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper byte Read	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Word Read	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
Lower Byte Write	ACT	ACT	NAC	ACT	NAC	DIN	DNC
Upper Byte Write	ACT	NAC	ACT	ACT	NAC	DNC	DIN
Word write	ACT	ACT	ACT	ACT	NAC	DIN	DIN
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	NAC	DNC	DNC	OPN	OPN
Lower Byte Hidden refresh	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper Byte Hidden refresh	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Hidden refresh	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	ACT	DNC	DNC	OPN	OPN
Stand-by	NAC	DNC	DNC	DNC	DNC	OPN	OPN

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : Invalid, APD : applied, OPN : open



MITSUBISHI LSIs
M5M418160BJ,TP-6,-7,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Rating	Unit
V _{CC}	Supply voltage		-1~7	V
V _I	Input voltage	With respect to V _{SS}	-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a =25°C	1000	mW
T _{opr}	Operating temperature		0 ~ 70	°C
T _{stg}	Storage temperature		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.0	V
V _{IL}	Low-level input voltage, all inputs	-1		0.8	V

Note 1: All voltage values are with respect to V_{SS}.

ELECTRICAL CHARACTERISTICS (T_a=0~70°C, V_{CC}=5.0V ± 10%, V_{SS}=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} =-5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} =4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating, 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6V, Other inputs pins=0V	-10		10	μA
I _{CC1} (AV)	Average supply current from V _{CC} operating (Note 3,4,5)	M5M418160B-6,-6S	R _{AS} , C _{AS} cycling t _{RC} =t _{WC} =min. output open		170	mA
		M5M418160B-7,-7S			150	
I _{CC2}	Supply current from V _{CC} , stand-by (Note 6)	M5M418160B-6,-7	R _{AS} =C _{AS} =V _{IH} , output open		2	mA
		M5M418160B-6,-7S	R _{AS} =C _{AS} ≥ V _{CC} -0.2V, output open		1	
		M5M418160B-6S,-7S	R _{AS} =C _{AS} ≥ V _{CC} -0.2V, output open		0.3	
I _{CC3} (AV)	Average supply current from V _{CC} refreshing (Note 3,5)	M5M418160B-6,-6S	R _{AS} cycling, C _{AS} =V _{IH} t _{RC} =min. output open		170	mA
		M5M418160B-7,-7S			150	
I _{CC4} (AV)	Average supply current from V _{CC} Fast-Page-Mode (Note 3,4,5)	M5M418160B-6,-6S	R _{AS} =V _{IL} , C _{AS} cycling t _{RC} =min. output open		85	mA
		M5M418160B-7,-7S			75	
I _{CC6} (AV)	Average supply current from V _{CC} C _{AS} before R _{AS} refresh mode (Note 3)	M5M418160B-6,-6S	C _{AS} before R _{AS} refresh cycling t _{RC} =min. output open		170	mA
		M5M418160B-7,-7S			150	

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{CC1}(AV), I_{CC3}(AV) and I_{CC4}(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I_{CC1}(AV) and I_{CC4}(AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while R_{AS}=V_{IL} and LC_{AS}/UC_{AS}=V_{IH}.

CAPACITANCE (T_a=0~70°C, V_{CC}=5.0V ± 10%, V_{SS}=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{I(A)}	Input capacitance, address inputs	V _I =V _{SS} f=1MHz V _I =25mVrms			5	pF
C _{I(OE)}	Input capacitance, OE input				7	pF
C _{I(W)}	Input capacitance, W input				7	pF
C _{I(RAS)}	Input capacitance, RAS input				7	pF
C _{I(CAS)}	Input capacitance, CAS input				7	pF
C _{I/O}	Input/Output capacitance, data ports				8	pF

M5M418160BJ,TP-6,-7,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS (Ta=0~70°C, Vcc=5.0V±10%, Vss=0V, unless otherwise noted, see notes 6,13,14)

Symbol	Parameter	Limits				Unit
		M5M418160B-6,-6S		M5M418160B-7,-7S		
		Min	Max	Min	Max	
tCAC	Access time from CAS (Note 7,8)		15		20	ns
tRAC	Access time from RAS (Note 7,9)		60		70	ns
tAA	Column address access time (Note 7,10)		30		35	ns
tCPA	Access time from CAS precharge (Note 7,11)		35		40	ns
tOEA	Access time from OE (Note 7)		15		20	ns
tCLZ	Output low impedance time from CAS low (Note 7)	5		5		ns
tOFF	Output disable time after CAS high (Note 12)	0	15	0	15	ns
tOEZ	Output disable time after OE high (Note 12)	0	15	0	15	ns

Note 6: An initial pause of 500 μs is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh).

Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 16.4 ms) of RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 100pF, VOH=2.4V(IoH=-5mA) and VOL=0.4V(IoL=4.2mA).

8: Assumes that tRCD ≥ tRCD(max) and tASC ≥ tASC(max).

9: Assumes that tRCD ≤ tRCD(max) and tRAD ≤ tRAD(max). If tRCD or tRAD is greater than the maximum recommended value shown in this table, tRAC will increase by amount that tRCD exceeds the value shown.

10: Assumes that tRAD ≥ tRAD(max) and tASC ≤ tASC(max).

11: Assumes that tCP ≤ tCP(max) and tASC ≥ tASC(max).

12: tOFF(max) and tOEZ(max) defines the time at which the output achieves the high impedance state (IoH ≤ ±10 μA) and is not reference to VOH(min) or VOL(max).

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

(Ta=0~70°C, Vcc=5.0V±10%, Vss=0V, unless otherwise noted, see notes 13,14)

Symbol	Parameter	Limits				Unit	
		M5M418160B-6,-6S		M5M418160B-7,-7S			
		Min	Max	Min	Max		
tREF	Refresh cycle time	-6, -7		16.4		ms	
tREF	Refresh cycle time	-6S, -7S		128		ms	
tRP	RAS high pulse width		40		50	ns	
tRCD	Delay time, RAS low to CAS low (Note 15)		20	45	20	50	ns
tCRP	Delay time, CAS high to RAS low		10		10	ns	
tRPC	Delay time, RAS high to CAS low		0		0	ns	
tCPN	CAS high pulse width		10		10	ns	
tRAD	Column address delay time from RAS low (Note 16)		15	30	15	35	ns
tASR	Row address setup time before RAS low		0		0	ns	
tASC	Column address setup time before CAS low (Note 17)		0	10	0	10	ns
tRAH	Row address hold time after RAS low		10		10	ns	
tCAH	Column address hold time after CAS low		15		15	ns	
tDZC	Delay time, data to CAS low (Note 18)		0		0	ns	
tDZO	Delay time, data to OE low (Note 18)		0		0	ns	
tCDD	Delay time, CAS high to data (Note 19)		15		15	ns	
tOOD	Delay time, OE high to data (Note 19)		15		15	ns	
tr	Transition time (Note 20)		1	50	1	50	ns

Note 13: The timing requirements are assumed tr=5ns.

14: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

15: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA. tRCD(min) is specified as tRCD(min)=tRAH(min)+2tT+tASC(min).

16: tRAD(max) is specified as a reference point only. If tRAD ≥ tRAD(max) and tASC ≤ tASC(max), access time is controlled exclusively by tAA.

17: tASC(max) is specified as a reference point only. If tRCD ≥ tRCD(max) and tASC ≥ tASC(max), access time is controlled exclusively by tCAC.

18: Either tDZC or tDZO must be satisfied.

19: Either tCDD or tOOD must be satisfied.

20: tr is measured between VIH(min) and VIL(max).



M5M418160BJ,TP-6,-7,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Read and Refresh Cycles

Symbol	Parameter	Limits				Unit
		M5M418160B-6,-6S		M5M418160B-7,-7S		
		Min	Max	Min	Max	
t _{RC}	Read cycle time	110		130		ns
t _{RAS}	$\overline{\text{RAS}}$ low pulse width	60	10000	70	10000	ns
t _{CAS}	$\overline{\text{CAS}}$ low pulse width	15	10000	20	10000	ns
t _{CSH}	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	60		70		ns
t _{RS_H}	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	15		20		ns
t _{RCS}	Read Setup time before $\overline{\text{CAS}}$ low	0		0		ns
t _{TRCH}	Read hold time after $\overline{\text{CAS}}$ high (Note 21)	0		0		ns
t _{TRH}	Read hold time after $\overline{\text{RAS}}$ high (Note 21)	10		10		ns
t _{RAL}	Column address to $\overline{\text{RAS}}$ hold time	30		35		ns
t _{OCH}	$\overline{\text{CAS}}$ hold time after $\overline{\text{OE}}$ low	15		20		ns
t _{ORH}	$\overline{\text{RAS}}$ hold time after $\overline{\text{OE}}$ low	15		20		ns

Note 21: Either t_{TRCH} or t_{TRH} must be satisfied for a read cycle.

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits				Unit
		M5M418160B-6,-6S		M5M418160B-7,-7S		
		Min	Max	Min	Max	
t _{WC}	Write cycle time	110		130		ns
t _{WRAS}	$\overline{\text{RAS}}$ low pulse width	60	10000	70	10000	ns
t _{WCAS}	$\overline{\text{CAS}}$ low pulse width	15	10000	20	10000	ns
t _{WCSH}	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	60		70		ns
t _{WRSH}	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	15		20		ns
t _{WCS}	Write setup time before $\overline{\text{CAS}}$ low (Note 23)	0		0		ns
t _{WCH}	Write hold time after $\overline{\text{CAS}}$ low	10		10		ns
t _{WCWL}	$\overline{\text{CAS}}$ hold time after $\overline{\text{W}}$ low	15		20		ns
t _{WRWL}	$\overline{\text{RAS}}$ hold time after $\overline{\text{W}}$ low	15		20		ns
t _{WP}	Write pulse width	10		10		ns
t _{WDS}	Data setup time before $\overline{\text{CAS}}$ low or $\overline{\text{W}}$ low	0		0		ns
t _{WDH}	Data hold time after $\overline{\text{CAS}}$ low or $\overline{\text{W}}$ low	10		15		ns
t _{WCEH}	$\overline{\text{OE}}$ hold time after $\overline{\text{W}}$ low	15		20		ns

M5M418160BJ,TP-6,-7,-6S,-7S

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits				Unit
		M5M418160B-6,-6S		M5M418160B-7,-7S		
		Min	Max	Min	Max	
trwc	Read write/read modify write cycle time (Note22)	155		180		ns
tr $\overline{\text{AS}}$	$\overline{\text{RAS}}$ low pulse width	105	10000	120	10000	ns
tc $\overline{\text{AS}}$	$\overline{\text{CAS}}$ low pulse width	60	10000	70	10000	ns
tc $\overline{\text{SH}}$	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	105		120		ns
tr $\overline{\text{SH}}$	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	60		70		ns
tr $\overline{\text{CS}}$	Read setup time before $\overline{\text{CAS}}$ low	0		0		ns
tc $\overline{\text{WD}}$	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (Note23)	40		45		ns
tr $\overline{\text{WD}}$	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (Note23)	85		95		ns
t $\overline{\text{AWD}}$	Delay time, address to $\overline{\text{W}}$ low (Note23)	55		80		ns
tc $\overline{\text{WL}}$	$\overline{\text{CAS}}$ hold time after $\overline{\text{W}}$ low	15		20		ns
tr $\overline{\text{WL}}$	$\overline{\text{RAS}}$ hold time after $\overline{\text{W}}$ low	15		20		ns
t $\overline{\text{WP}}$	Write pulse width	10		10		ns
t $\overline{\text{DS}}$	Data setup time before $\overline{\text{W}}$ low	0		0		ns
t $\overline{\text{DH}}$	Data hold time after $\overline{\text{W}}$ low	10		15		ns
t $\overline{\text{OEH}}$	$\overline{\text{OE}}$ hold time after $\overline{\text{W}}$ low	15		15		ns

Note 22: trwc is specified as trwc(min)=trac(max)+todd(min)+trwl(min)+trp(min)+5T.

23: twcs, tcwd, trwd and tawd and, tc $\overline{\text{PWD}}$ are specified as reference points only. If twcs \geq twcs(min) the cycle is an early write cycle and the DQpins will remain high impedance throughout the entire cycle. If tcwd \geq tcwd(min), trwd \geq trwd (min), tawd \geq tawd(min) and tc $\overline{\text{PWD}}$ \geq tc $\overline{\text{PWD}}$ (min) (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ goes back to V_{IH}) is indeterminate.

Fast-Page Mode Cycle (Read, Early Write, Read -Write, Read-Modify-Write Cycle) (Note 24)

Symbol	Parameter	Limits				Unit
		M5M418160B-6,-6S		M5M418160B-7,-7S		
		Min	Max	Min	Max	
t $\overline{\text{PC}}$	Fast page mode read/write cycle time	40		45		ns
t $\overline{\text{PRWC}}$	Fast page mode read write/read modify write cycle time	85		95		ns
tr $\overline{\text{AS}}$	$\overline{\text{RAS}}$ low pulse width for read write cycle (Note25)	100	125000	115	125000	ns
t $\overline{\text{CP}}$	$\overline{\text{CAS}}$ high pulse width (Note26)	10	15	10	15	ns
tc $\overline{\text{PRH}}$	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ precharge	35		40		ns
tc $\overline{\text{PWD}}$	Delay time, $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ low (Note23)	60		65		ns

Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

25: tr $\overline{\text{AS}}$ (min) is specified as two cycles of $\overline{\text{CAS}}$ input are performed.

26: t $\overline{\text{CP}}$ (max) is specified as a reference point only.

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle (Note 27)


Symbol	Parameter	Limits				Unit
		M5M418160B-6,-6S		M5M418160B-7,-7S		
		Min	Max	Min	Max	
tc $\overline{\text{SR}}$	$\overline{\text{CAS}}$ setup time before $\overline{\text{RAS}}$ low	10		10		ns
tc $\overline{\text{HR}}$	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	10		15		ns

Note 27: Eight or more $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles instead of eight $\overline{\text{RAS}}$ cycles are necessary for proper operation of $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode.

MITSUBISHI LSIs
M5M418160BJ, TP-6, -7, -6S, -7S

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


Upper/(Lower) Byte Write Cycle (Early write)




MITSUBISHI LSI
M5M418160BJ,TP-6,-7,-6S,-7S

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Write Cycle (Delayed write)




Upper/(Lower) Byte Write Cycle (Delayed write)



MITSUBISHI LSI
M5M418160BJ, TP-6, -7, -6S, -7S

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


RAS-only Refresh Cycle




MITSUBISHI LSI
M5M418160BJ,TP-6,-7,-6S,-7S

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


CAS before RAS Refresh Cycle



Upper/(Lower) CAS before RAS Refresh Cycle




Fast Page Mode Write Cycle (Early Write)




MITSUBISHI LSIs
M5M418160BJ,TP-6,-7,-6S,-7S

FAST PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

Fast Page Mode Upper/(Lower) Byte Write Cycle (Early Write)



Fast Page Mode Upper / (Lower) Byte Write (Delayed Write)



M5M418160BJ,TP-6,-7,-6S,-7S

FAST PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

SELF REFRESH SPECIFICATIONS

Self refresh devices are denoted by "S" after speed item, like -6S / -7S. The other characteristics and requirements than the below are same as normal devices.

ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5V ±10%, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I _{CCA}	Supply current from V _{CC} Extended refresh cycle	M5M418160B -6S,-7S R _{AS} cycling C _{AS} ≤ 0.2V or C _{AS} before R _{AS} refresh cycling W ≤ 0.2V or ≥ V _{CC} - 0.2V OE ≤ 0.2V or ≥ V _{CC} - 0.2V A ₀ ~A ₆ ≤ 0.2V or ≥ V _{CC} - 0.2V DQ = open t _{REF} = 128ms t _{RAS} = t _{RAS min} ~ 1 μs			500	μA
I _{CCA (AV)}	Average supply current from V _{CC} Self - Refresh cycle	M5M418160B -6S,-7S R _{AS} = C _{AS} ≤ 0.2V			400	μA


TIMING REQUIREMENTS (Ta=0~70°C, Vcc=5V ±10%, Vss=0V, unless otherwise noted See notes 13,14)

Symbol	Parameter	Limits				Unit
		M5M418160B-6S		M5M418160B-7S		
		Min	Max	Min	Max	
t _{RAS}	Self Refresh R _{AS} low pulse width	100		100		μs
t _{RP}	Self Refresh R _{AS} high precharge time	90		110		ns
t _{CH}	Self Refresh R _{AS} hold time	- 50		- 50		ns

SELF REFRESH ENTRY & EXIT CONDITIONS


(1) In case of distributed refresh

The last / first full refresh cycles (1K) must be made within t_{NS} / t_{SN} before / after self refresh, on the condition of t_{NS} ≤ 16.4 ms and t_{SN} ≤ 16.4 ms.




(2) In case of burst refresh

The last / first full refresh cycles (1K) must be made within t_{NS} / t_{SN} before / after self refresh, on the condition of t_{NS} + t_{SN} ≤ 16.4 ms.



Self Refresh Cycle



Upper/(Lower) Self Refresh Cycle*

