SDAS0988 - OCTOBER 1984 - REVISED JANUARY 1995

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- T/C Determines True or Complementary **Data at Q Outputs**
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Piastic (NT) and Ceramic (JT) 300-mil DIPs

description


These 8-bit latches are designed specifically for storing the contents of the input data bus and providing the capability of reading back the stored data onto the input data bus. The Q outputs are designed with bus-driving capability.

The edge-triggered flip-flops enter the data on the low-to-high transition of the clock (CLK) input when the enable (EN) input is low. Data can be read back onto the data inputs by taking the read (RD) input low, in addition to having EN low. When EN is high, both the read-back and write modes are disabled. Transitions on EN should only be made with CLK high to prevent false clocking.


The polarity of the Q outputs can be controlled by the polarity (T/C) input. When T/C is high, Q is the same as is stored in the flip-flops. When T/C is low, the output data is inverted. The Q outputs can be placed in the high-impedance state by taking the output-enable (OE) input high. OE does not affect the internal operation of the register. Old data can be retained or new data can be entered while the outputs are off.

A low level at the clear (CLR) input resets the internal registers low. The clear function is asynchronous and overrides all other register functions.

SN54ALS996...JT PACKAGE SN74ALS996...DW OR NT PACKAGE (TOP VIEW)



SN54ALS996 ... FK PACKAGE (TOP VIEW)




NC - No internal connection

The -1 version of the SN74ALS996 is identical to the standard version, except that the recommended maximum IOI for the -1 version is increased to 48 mA. There is no -1 version of the SN54ALS996.

The SN54ALS996 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS996 is characterized for operation from 0°C to 70°C.


SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.


logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.



SDAS 098B - OCTOBER 1984 - REVISED JANUARY 1995



† This hold time ensures that the read-back circuit will not create a conflict on the input data bus.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\$

Supply voltage, V _{CC}	7 V
Supply voltage, V _{CC}	7 V
Voltage applied to D inputs and to disabled 3-state outputs	
Operating free-air temperature range, T _A : SN54ALS996	-55°C to 125°C
SN74ALS996	0°C to 70°C
Storage temperature range	-65°C to 150°C

^{\$} Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

recommended operating conditions

			SN54ALS996		SN74ALS996			UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIII	
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	٧	
	-	All inputs				2				
VIH	High-level input voltage	All inputs except OE, RD	2						٧	
		ŌĒ, RĪŪ	2.2							
V _{IL}	Low-level input voltage				8.0			0.8	V	
1	High-level output current	Q			-1			-2.6	–l mA	
10H		D			-0.4			-0.4		
					12			24		
IOL	Low-level output current	4						48†	mA	
		D			8			8		
^f clock	Clock frequency		0		35	0		35	MHZ	
		CLR low	10			10				
tw	Pulse duration	CLK low	14.5			14.5			ns	
		CLK high	14.5			14.5				
		Data before CLK↑	15			15				
	Setup time	EN low before CLK1	10			10			ns	
^t su		CLK high before ENT‡	15			15				
		CLR high (inactive) before CLKT	10			10				
		Data after CLK↑	1			0				
th	Hold time	EN low after CLKT	5			5			ns	
		RD high after CLK19	5			5				
TA	Operating free-air temperatur	e	-55		125	0		70	÷C	

[†] Applies only to the -1 version and only if V_{CC} is maintained between 4.75 V and 5.25 V ‡ This setup time ensures that EN will not false clock the data register.

[§] This hold time ensures that there will be no conflict on the Input data bus.

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN	SN54ALS996			SN74ALS996		
				MIN	TYPT	MAX	MIN	TYPT	MAX	UNIT
ViK		V _{CC} = 4.5 V,	l _l = -18 mA			-1.2	1		-1.2	٧
	All outputs	All outputs	I _{OH} = - 0.4 mA	V _{CC} -2	2		Vcc-	2		
Vон			I _{OH} = -1 mA	2.4	3.2					٧
	la la		I _{OH} = -2.6 mA				2.4	3.2		
	D	V _{CC} = 4.5 V	IOL = 4 mA		0.25	0.4				v
			IOL = 8 mA					0.35	0.5	
v_{OL}	Q	V _{CC} = 4.5 V	IOL = 12 mA		0.25	0.4		0.25	0.4	
			IOL = 24 mA					0.35	0.5	
			IOL = 48 mA [‡]					0.35	0.5	
lozh	a	V _{CC} = 5.5 V,	V _O = 2.7 V			20			20	μА
OZL	Q	V _{CC} = 5.5 V,	V _O = 0.4 V			-20			-20	μΑ
١.	D inputs	pouts VCC = 5.5 V	V _I = 5.5 V			0.1			0.1	mA
կ	All others		Vj = 7 V			0.1			0.1	mA
	D inputs§	V _{CC} = 5.5 V,	V. 07V			20			20	
ІН	All others		V ₁ = 2.7 V			20			20	μА
	D inputs§	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	^
lıL	All others					-0.1			-0.1	mA
lo¶		V _{CC} = 5.5 V, CLR = 2.5 V	V _O = 2.25 V	-20		-112	-30		-112	mA
lcc			Outputs high		35	55		35	55	
	V _{CC} = 5.5 V, EN RD low	V _{CC} = 5.5 V, EN, RD low	Outputs low		55	85		55	85	mA
		EIV, NO IOW	Outputs disabled		42	65		42	65	1

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.
‡ Applies only to the -1 version and only if V_{CC} is maintained between 4.75 V and 5.25 V
§ For I/O ports (Q_A thru Q_H), the parameters I_{IH} and I_{IL} include the off-state output current.
¶ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

SDAS098B - OCTOBER 1984 - REVISED JANUARY 1995

switching characteristics (see Figure 1)


PARAMETER	FROM	TO (OUTPUT)	VC CL TA	UNIT			
	(INPUT)		SN54ALS996		SN74ALS996		
Ì			MIN	MAX	MIN	MAX	1
fmax			35		35		MHz
tPLH .	CLK	a	5	30	5	28	ns
^t PHL	(T/C = H or L)		5	24	5	28	
tрLH	CLR (T/C = L) CLR (T/C = H)	_	5	27	7	27	
t _{PHL}		Q	5	23	7	23	ns
t _{PLH}		Q	4	23	5	23	
tPHL	T/Č		5	23	5	23	ns
tPHL	CLR	D	5	30	8	30	ns
t _{en} ‡			2	18	3	16	
t _{dis} §	ĀĀ	D	1	19	3	19	ns
t _{en} ‡	ĒN	D	2	17	3	16	
t _{dis} §			1	19	3	19	ns
t _{en} ‡	ŌĒ	Q	2	15	4	15	
t _{dis} §]		1	11	1	10	ns

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ ten = tpzH or tpzL

§ tdis = tpHZ or tpLZ

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. When measuring propagation delay times of 3-state outputs, switch S1 is open.

C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

D. All input pulses have the following characteristics: PRR \leq 1 MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.

Figure 1. Load Circuits and Voltage Waveforms

