

#### Features

- High-speed access times  
Com'l: 12, 15, 17 and 20 ns  
Ind'l: 15, 17 and 20 ns
- Low power operation (typical)  
- PDM31028SA  
Active: 200 mW  
Standby: 50 mW
- Single +3.3V ( $\pm 0.3V$ ) power supply
- TTL-compatible inputs and outputs
- Packages  
Plastic SOJ (300 mil) - TSO  
Plastic SOJ (400 mil) - SO  
Plastic TSOP - T


#### Description

The PDM31028 is a high-performance CMOS static RAM organized as 262,144 x 4 bits. This product is produced in Paradigm's proprietary CMOS technology which offers the designer the highest speed parts. Writing to this device is accomplished when the write enable ( $\overline{WE}$ ) and the chip enable ( $\overline{CE}$ ) inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and  $\overline{OE}$  are both LOW.


The PDM31028 operates from a single +3.3V power supply and all the inputs and outputs are fully TTL-compatible.

The PDM31028 is available in a 28-pin 300-mil and 400-mil plastic SOJ, and a 28-pin plastic TSOP for surface mount applications in revolutionary pinout.

#### Functional Block Diagram



Pin Configuration



Pin Description

Name	Description
A17-A0	Address Inputs
I/O3-I/O0	Data Inputs/Outputs
$\overline{OE}$	Output Enable Input
$\overline{WE}$	Write Enable Input
$\overline{CE}$	Chip Enable Input
NC	No Connect
V <sub>CC</sub>	Power (+3.3V)
V <sub>SS</sub>	Ground

Truth Table<sup>(1)</sup>

$\overline{OE}$	$\overline{WE}$	$\overline{CE}$	I/O	MODE
X	X	H	Hi-Z	Standby
L	H	L	D <sub>OUT</sub>	Read
X	L	L	D <sub>IN</sub>	Write
H	H	L	Hi-Z	Output Disable

NOTE: 1. H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = DON'T CARE

Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Com'l.	Ind.	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to V <sub>SS</sub>	-0.5 to +4.6	-0.5 to +4.6	V
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	50	50	mA
T <sub>j</sub>	Maximum Junction Temperature <sup>(2)</sup>	125	125	°C

- NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Appropriate thermal calculations should be performed in all cases and specifically for those where the chosen package has a large thermal resistance (e.g., TSOP). The calculation should be of the form:  $T_j = T_a + P * \theta_{ja}$  where T<sub>a</sub> is the ambient temperature, P is average operating power and  $\theta_{ja}$  the thermal resistance of the package. For this product, use the following  $\theta_{ja}$  values:

SOJ: 72° C/W  
 TSOP: 95° C/W

**Recommended DC Operating Conditions**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	3.0	3.3	3.6	V
V <sub>SS</sub>	Supply Voltage	0	0	0	V
Industrial	Ambient Temperature	-40	25	85	°C
Commercial	Ambient Temperature	0	25	70	°C

**DC Electrical Characteristics** (V<sub>CC</sub> = 3.3V, ± 0.3V)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	Com'l/ Ind.	-5	5	µA
I <sub>LO</sub>	Output Leakage Current	V <sub>CC</sub> = MAX., CE = V <sub>IH</sub> , V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub>	Com'l/ Ind.	-5	5	µA
V <sub>IL</sub>	Input Low Voltage			-0.3 <sup>(1)</sup>	0.8	V
V <sub>IH</sub>	Input High Voltage			2.2	V <sub>CC</sub> +0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8 mA, V <sub>CC</sub> = Min. I <sub>OL</sub> = 10 mA, V <sub>CC</sub> = Min.		—	0.4 0.5	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4 mA, V <sub>CC</sub> = Min.		2.4	—	V

NOTE:1. V<sub>IL</sub>(min) = -3.0V for pulse width less than 20 ns

**Power Supply Characteristics**

Symbol	Parameter	-12		-15		-17		-20		Unit
		Com'l.	Com'l	Ind.	Com'l	Ind.	Com'l	Ind.		
I <sub>CC</sub>	Operating Current CE = V <sub>IL</sub>  f = f <sub>MAX</sub> = 1/t <sub>RC</sub> V <sub>CC</sub> = Max. I <sub>OUT</sub> = 0 mA	130	120	120	120	120	110	110	mA	
I <sub>SB</sub>	Standby Current CE = V <sub>IH</sub>  f = f <sub>MAX</sub> = 1/t <sub>RC</sub> V <sub>CC</sub> = Max.	40	35	35	35	35	30	30	mA	
I <sub>SB1</sub>	Full Standby Current CE ≥ V <sub>HC</sub>  f = 0 V <sub>CC</sub> = Max., V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or ≤ 0.2V	10	10	15	10	15	10	15	mA	

NOTES: All values are maximum guaranteed values.  
V<sub>LC</sub> ≤ 0.2V, V<sub>HC</sub> ≥ V<sub>CC</sub> - 0.2V

**Capacitance<sup>(1)</sup>** (T<sub>A</sub> = +25°C, f = 1.0 MHz)

Symbol	Parameter	Max.	Unit
C <sub>IN</sub>	Input Capacitance	8	pF
C <sub>OUT</sub>	Output Capacitance	8	pF

NOTE:1. This parameter is determined by device characterization but is not production tested.



**AC Test Conditions**

Input pulse levels	$V_{SS}$ to 3.0V
Input rise and fall times	2.5 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Figure 1. Output Load Equivalent




Figure 2. Output Load Equivalent  
(for  $t_{LZCE}$ ,  $t_{HZCE}$ ,  $t_{LZWE}$ ,  $t_{HZWE}$ ,  $t_{LZOE}$ ,  $t_{HZOE}$ )






Figure 3.

Read Cycle No. 1<sup>(4, 5)</sup>




Read Cycle No. 2<sup>(2, 4, 6)</sup>




AC Electrical Characteristics

Description	Sym	-12		-15		-17		-20		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ cycle time	$t_{RC}$	12		15		17		20		ns
Address access time	$t_{AA}$		12		15		17		20	ns
Chip enable access time	$t_{ACE}$		12		15		17		20	ns
Output hold from address change	$t_{OH}$	3		3		3		3		ns
Chip enable to output in low Z <sup>(1,3)</sup>	$t_{LZCE}$	5		5		5		5		ns
Chip disable to output in high Z <sup>(1,2,3)</sup>	$t_{HZCE}$		6		7		8		8	ns
Chip enable to power up time <sup>(3)</sup>	$t_{PU}$	0		0		0		0		ns
Chip disable to power down time <sup>(3)</sup>	$t_{PD}$		12		15		17		20	ns
Output enable access time	$t_{AOE}$		6		6		6		6	ns
Output enable to output in low Z <sup>(1,3)</sup>	$t_{LZOE}$	0		0		0		0		ns
Output disable to output in high Z <sup>(1,3)</sup>	$t_{HZOE}$		6		6		6		6	ns


**Write Cycle No. 1 (Write Enable Controlled)**



**Write Cycle No. 2 (Write Enable Controlled)**



**Write Cycle No. 3 (Chip Enable Controlled)**



NOTE: Output Enable ( $\overline{OE}$ ) is inactive (high)


## AC Electrical Characteristics

Description	Sym	-12		-15		-17		-20		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE Cycle										
WRITE cycle time	$t_{WC}$	12		15		17		20		ns
Chip enable active time	$t_{CW}$	10		11		12		13		ns
Address valid to end of write	$t_{AW}$	10		11		12		13		ns
Address setup time	$t_{AS}$	0		0		0		0		ns
Address hold from end of write	$t_{AH}$	0		0		0		0		ns
Write pulse width	$t_{WP1}$	10		11		12		13		ns
Write pulse width	$t_{WP2}$	11		12		13		14		ns
Data setup time	$t_{DS}$	7		7		8		8		ns
Data hold time	$t_{DH}$	0		0		0		0		ns
Write disable to output in low $Z^{(1,3)}$	$t_{LZWE}$	0		0		0		0		ns
Write enable to output in high $(1,3)$	$t_{HZWE}$		7		7		8		8	ns

NOTES: (For two previous Electrical Characteristics tables)

1. The parameter is tested with  $CL = 5$  pF as shown in Figure 2. Transition is measured  $\pm 200$  mV from steady state voltage.
2. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ .
3. This parameter is sampled.
4.  $WE$  is high for a READ cycle.
5. The device is continuously selected. Chip Enable is held in its active state.
6. The address is valid prior to or coincident with the latest occurring Chip Enable.

Ordering Information



*Faster Memories for a FasterWorld™*