OKI semiconductor

MSM82C84ARS/GS

CLOCK GENERATOR AND DRIVER

GENERAL DESCRIPTION


The MSM82C84ARS/GS is a clock generator designed to generate MSM80C86 and MSM80C88 system clocks. Due to the use of silicon gate CMOS technology, standby current is only 100 µA (MAX.), and the power consumption is very low with 10 mA (MAX.) when a 5 MHz clock is generated.

FEATURES

- Operating frequency of 6 to 15 MHz (CLK output 2 to 5 MHz)
- 3µ silicon gate CMOS technology for low power consumption
- Built-in crystal oscillator circuit
- 3V ~ 6V single power supply


- Built-in synchronized circuit for MSM80C86 and MSM80C88 READY and RESET
- TTL compatible .
- Built-in Schmitt trigger circuit (RES input)
- 18-pin DIP (MSM82C84ARS)
- 24-pin flat package (MSM82C84AGS)

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION

T-52-19



■ I/O·MSM82C84ARS/GS ■--

T-52-19

ABSOLUTE MAXIMUM RATINGS

	2	Lin	nits	11-10	Conditions
Parameter	Symbol	MSM82C84ARS	MSM82C84AGS	Unit	
Supply Voltage	Vcc	-0.5	~ +7	V	
Input Voltage	VIN	-0.5 ~ V _{CC} +0.5		٧	Respect to GND
Output Voltage	Vout	~0.5 ~ \	√ _{CC} +0.5	٧	
Storage Temperature	Tstg	-55 ~	+150	°C	
Power Dissipation	PD	0.8 0.7		W	Ta = 25° C

OPERATING RANGES

Parameter	Symbol	Limits	Unit
Supply Voltage	Vcc	3~6	٧
Operating Temperature	TOP	-40 ~ +85	°C

RECOMMENDED OPERATING CONDITIONS

. Parameter	Symbol	MIN	TYP	MAX	Unit
Supply Voltage	Vcc	4.5	5	5.5	٧
Operating Temperature	TOP	-40	+25	+85	°C
"L" Level Input Voltage	VIL	-0.3		+0.8	V
"H" Level Input Voltage (except RES)	.,	2.2		V102	V
"H" Level Input Voltage (RES)	V _{IH}	3.0		V _{CC} +0.3	v

DC CHARACTERISTICS

Parameter	Symbol	MIN	MAX	Unit	Conditions	i
"L" Level Output Voltage	VOL		0.45	V	1 _{OL} = 5mA	-
"H" Level Output Voltage	VoH	3.7	_	V	I _{OH} = -1mA	
RES Input Hysteresis	VIHR	0.25	-	٧	_	
Input Leak Current	ILI	-10	10	μА	0 ≦ VIN ≦ VCČ	Voc = 4 5V
Standby Supply Current	Iccs	_	100	μΑ	$\begin{array}{c} \text{X1} \geqq \text{V}_{\text{CC}} - 0.2\text{V} \\ \text{X2} \leqq 0.2\text{V} \\ \text{F/$\overline{\text{C}}} \geqq \text{V}_{\text{CC}} - 0.2\text{V} \\ \text{V}_{\text{IH}} \geqq \text{V}_{\text{CC}} - 0.2\text{V} \\ \text{V}_{\text{IL}} \leqq 0.2\text{V} \end{array}$	$V_{CC} = 4.5V$ $\sim 5.5V$ $T_{CC} = 4.5V$ $T_{CC} = 4.5$
Operating Supply Current	lcc	-	10	mA	Input frequency 15 MHz Output load capacitance C _L = 0pF	

■ I/O·MSM82C84ARS/GS ■

AC CHARACTERISTICS

T-52-19

 $(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$

(1)

Parameter	Symbol	MIN	MAX	Unit	Conc	litions
EFI "H" Pulse Width	tEHEL	20		ns	90%-90%	
EFI "L" Pulse Width	tELEH	20		ns	10%-10%	
EFI Cycle Time	tELEL	66		ns		
Crystal Oscillator Frequency		6	15	MHz		1.
Set Up Time of RDY1 or RDY2 to CLK Falling Edge (Active)	^t R1VCL	35		ns	ASYNC = High	
Set Up Time of RDY1 or RDY2 to CLK Rising Edge (Active)	^t R1VCH	35		ns	ASYNC = Low	
Set Up Time of RDY1 or RDY2 to CLK Falling Edge (Inactive)	^t R1VCL	35		ns		Output load
Hold Time of RDY1 or RDY2 to CLK Falling Edge	tCLR1X	0		ns		capacitance CLK output
Set Up Time of ASYNC to CLK Falling Edge	tAYVCL	50		ns		C _L = 100pF
Hold Time of ASYNC to CLK Falling Edge	tCLAYX	0		ns		Others 30pF
Set Up Time of AEN1 (AEN2) to RDY1 (RDY2) Rising Edge	^t A1R1V	15		ns		
Hold Time of AEN1 (AEN2) to CLK Falling Edge	^t CLA1X	0		ns		
Set Up Time of CSYNC to EFI Rising Edge	tYHEH	. 20		ns		
Hold Time of CSYNC to EFI Rising Edge	tEHYL	10		ns		
CSYNC Pulse Width	tYHYL	2 × tELEL		ns		
Set Up Time of RES to CLK Falling Edge	ti1HCL	65		ns		
Hold Time of RES to CLK Falling Edge	^t CLI1H	20		ns		
Input Rising Edge Time	tILIH		20	ns		
Input Falling Edge Time	THIL		20	ns		

Note: Parameters where timing has not been indicated in the above table are measured at V_L = 1.5V and V_H = 1.5V for both inputs and outputs.

■ I/O·MSM82C84ARS/GS ■

AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$

(2)

Parameter	Symbol	MIN	MAX	Unit	Cond	itions
CLK Cycle Time	tCLCL	200		ns		
CLK "H" Pulse Width	†CHCL	65		ns		
CLK "L" Pulse Width	^t CLCH	119		ns		
CLK Rising and Falling Edge Times	tCH1CH2 tCL2CL1		15	ns	1.0V3.5V	
PCLK. "H" Pulse Width	tpHPL	180		ns		
PCLK "L" Pulse Width	tpLPH	180		ns		
Time from READY Falling Edge to CLK Falling Edge	tRYLCL	-8		ns		Output load
Time from READY Rising Edge to CLK Rising Edge	tRYHCH	114		ns		capacitance CLK output
Delay from CLK Falling Edge to RESET Falling Edge	tCLIL		40	ns		C _L = 100pF Others 30pF
Delay from CLK Falling Edge to PCLK Rising Edge	tCLPH		22	ns		Others Jopi
Delay from CLK Falling Edge to PCLK Falling Edge	[†] CLPL		22	ns		
Delay from OSC Falling Edge to CLK Rising Edge	tOLCH	-5	22	ns		
Delay from OSC Falling Edge to CLK Falling Edge	tOLCL	2	35	ns		
Output Rising Edge Time (Except CLK)	†OLOH		15	ns	0.8V~2.2V	
Output Falling Edge Time (Except CLK)	tоног		15	ns	2.2V~0.8V	

Note: Parameters where timing has not been indicated in the above table are measured at V_L = 1.5V and V_H = 1.5V for both inputs and outputs.

324

■ I/O·MSM82C84ARS/GS ■

PIN DESCRIPTION


T-52-19


Pin symbol	Name	Input/ output	Function
CSYNC	Clock synchronization signal	Input	Synchronizing signal for output of in-phase CLK signals when more than one MSM82C84A is used. The internal counter is reset when this signal is at high level, and a high level CLK output is generated. The internal counter is subsequently activated and a 33% duty CLK output is generated when this signal is switched to low level. When this signal is used, external synchronization of EFI is necessary. When the internal oscillator is used, it is necessary for this pin to be kept to be low level.
PCLK	Peripheral clock output	Output	This peripheral circuit clock signal is output in a 50% duty cycle at a frequency half that of the clock signal.
AEN1	Address enable	Input	The AEN1 signal enables RDY1, and the AEN2 signal enables RDY2.
AEN2	signals		The respective RDY inputs are activated when the level applied to these pins is low. Although two separate inputs are used in multi-master systems, only the AEN which enables the RDY input to be used is to be switched to low level in the case of not using multi-master systems.
RDY1 RDY2	Bus ready signals	Input	Completion of data bus reading and writing by the device connected to the system data bus is indicated when one of these signals is switched to high level. The relevant RDY input is enabled only when the corresponding AEN is at low level.
READY	Ready output	Output	This signal is obtained by synchronizing the bus ready signal with CLK. This signal is output after guaranteeing the hold time for the CPU in phase with the RDY input.
CLK	Clock output	Output	This signal is the clock used by the CPU and peripheral devices connected to the CPU system data bus. The output waveform is generated in a 33% duty cycle at a frequency 1/3 the oscillating frequency of the crystal oscillator connected to the X1 and X2 pins, or at a frequency 1/3 the EFI input frequency.
RES	Reset in	Input	This low-level active input is used to generate a CPU reset signal. Since a Schmitt trigger is included in the input circuit for this signal, "power on resetting" can be achieved by connection of a simple RC circuit.
RESET	Reset output	Output	This signal is obtained by CLK synchronization of the input signal applied to RES and is output in opposite phase to the RES input. This signal is applied to the CPU as the system reset signal.
F/C	Clock select signal	Input	This signal selects the fundamental signal for generation of the CLK signal. The CLK is generated from the crystal oscillator output when this signal is at low level, and from the EFI input signal when at high level.
EFI	External clock signal	Input	The signal applied to this input pin generates the CLK signal when F/\overline{C} is at high level. The frequency of the input signal needs to be three times greater than the desired CLK frequency.
X1, X2	Crystal oscillator connecting pins	Input	Crystal oscillator connections. The crystal oscillator frequency needs to be three times greater than the desired CLK frequency.
osc	Crystal resonator output	Output	Crystal oscillator output. This output frequency is the same as the oscillating frequency of the oscillator connected to the X1 and X2 pins. As long as a Xtal oscillator is connected to the X1 and X2 pins, this output signal can be obtained independently even if F/C is set to high level to enable the EFI input to be used for CLK generation purposes.


Pin symbol	Name	Input/ output
ASYNC	Ready synchronization select signal	Input
Vcc		
GND		


Function Signal for selection of the synchronization mode of the READY signal generator circuit. When this signal is at low level, the READY signal is generated by double synchronization. And when at high level, the READY signal is generated by single synchronization. Since this pin has not been equipped with internal pull-up resistance, this pin must not be opened. +5V power supply GND

TIMING CHART









■ I/O·MSM82C84ARS/GS ■-

DESCRIPTION OF OPERATION


(1) Oscillator Circuit

The MSM82C84A internal oscillator circuit can be driven by connecting a crystal oscillator to the X1 and X2 pins.

The frequency of the crystal oscillator in this case needs to be three times greater than the desired CLK frequency.

Since the oscillator circuit output (the same output as for the crystal resonator frequency) appears at the OSC pin, independent use of this output is also possible.

Recommended Oscillator Circuit



(2) Clock Generator Circuit

This circuit generates two clock outputs-CLK obtained by dividing the input external clock or crystal oscillator circuit output by three, and PCLK obtained by halving CLK. CLK and PCLK are generated from the external clock applied to the EFI pin when F/C is at high level, and are generated from the crystal oscillator circuit when at low level.

(3) Reset Circuit

Since a Schmitt trigger circuit is used in the RES input, the MSM82C84A can be reset by "power on" by connection to a simple RC circuit. If the 80C86 or 80C88 is used as the CPU in this case, it is necessary to keep the RES input at low level for at least 50 μs after VCC reaches the 4.5V level.

(4) Ready Circuit


The READY signal generator circuit can be set to synchronization mode by ASYNC.

When ASYNC is at low level

The RDY input is output as the READY signal by double synchronization.


The high-level RDY input is synchronized once by the rising edge of the CLK of the first stage flipflop (F1 in the circuit diagram), and then synchronized again by the falling edge of the CLK of the next stage flip-flop (F2 in the circuit diagram), resulting in output of a high-level READY output signal (see diagram below).

o The low-level RDY input is synchronized directly by the falling edge of the CLK of the next stage flip-flop, resulting in output of a low-level READY output signal (see diagram below).



- (ii) When ASYNC is at high level The RDY input is output as the READY signal by single synchronization.
 - o Both low-level and high-level RDY inputs are

T-52-19 synchronized by the falling edge of the CLK of the next stage flip-flop, resulting in output of respective low-level and high-level READY output signals (see diagram below).



EXAMPLE OF USE (CSYNC)

The 82C84A 1/3 frequency divider counter is unsettled when the power is switched on. Therefore, the CSYNC pin has been included to synchronize CLK with another signal. When CSYNC is at high level, both CLK and PCLK are high-level outputs. If CSYNC is then

switched to low level, CLK is output from the next input clock rising edge, and is divided by 3.

If CSYNC has not been synchronized with the input clock, use the following circuit to achieve the required synchronization.

