



Integrated Device Technology, Inc.

3.3V CMOS 16-BIT BUS TRANSCEIVER/REGISTER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT, BUS-HOLD

IDT74LVCH162646A ADVANCE INFORMATION

FEATURES:

- Typical $t_{SK(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to +85°C
- $V_{CC} = 3.3V \pm 0.3V$, Normal Range
- $V_{CC} = 2.7V$ to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVCH162646A:

- Balanced Output Drivers: ±12mA
- Low switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

DESCRIPTION:

The LVCH162646A 16-bit transceiver/register is built using advanced dual metal CMOS technology. This high-speed, low power device is organized as two independent 8-bit D-type


transceivers with 3-state D-type registers. The controls circuitry is organized for multiplexed transmission of data between A bus and B bus either directly or from the internal storage registers. Each 8-bit transceiver/register features direction control (DIR), over-riding Output Enable control (\overline{OE}) and Select lines (SAB and SBA) to select either real-time data or stored data. Separate clock inputs are provided for A and B port registers. Data on the A or B data bus, or both, can be stored in the internal registers by the low-to-high transitions at the appropriate clock pins. Flow-through organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

All pins can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVCH162646A has series resistors in the device output structure which will significantly reduce line noise when used with light loads. This driver has been developed to drive ±12mA at the designated threshold levels.


The LVCH162646A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATION



**SSOP/
TSSOP/TVSOP
TOP VIEW**

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Description | Max. | Unit |
|------------------------------------|--|---------------|------|
| V _{TERM} ⁽²⁾ | Terminal Voltage with Respect to GND | - 0.5 to +6.5 | V |
| V _{TERM} ⁽³⁾ | Terminal Voltage with Respect to GND | - 0.5 to +6.5 | V |
| T _{STG} | Storage Temperature | - 65 to +150 | °C |
| I _{OUT} | DC Output Current | - 50 to +50 | mA |
| I _{IK} I _{OK} | Continuous Clamp Current, V _I < 0 or V _O < 0 | - 50 | mA |
| I _{CC} I _{SS} | Continuous Current through each V _{CC} or GND | ±100 | mA |

LVC Link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{CC} terminals.
- All terminals except V_{CC}.

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 4.5 | 6 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 6.5 | 8 | pF |
| C _{I/O} | I/O Port Capacitance | V _{IN} = 0V | 6.5 | 8 | pF |

LVC Link

NOTE:

- As applicable to the device type.

PIN DESCRIPTION

| Pin Names | Description |
|-------------------|--|
| xAx | Data Register A Inputs ⁽¹⁾ Data Register B Outputs |
| xBx | Data Register B Inputs ⁽¹⁾ Data Register A Outputs |
| xCLKAB, xCLKBA | Clock Pulse Inputs |
| xSAB, xSBA | Output Data Source Select Inputs |
| x \overline{OE} | Output Enable Inputs (Active LOW) |
| xDIR | Direction Control Inputs |

NOTE:

- These pins have "Bus-hold". All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLE (1)

| Inputs | | | | | | Data I/O(2) | | Operation or Function |
|------------------|------|--------|--------|------|------|-------------|-------------|----------------------------|
| \overline{xOE} | xDIR | xCLKAB | xCLKBA | xSAB | xSBA | xAx | xBx | |
| X | X | ↑ | X | X | X | Input | Unspecified | Store A, B unspecified (2) |
| X | X | X | ↑ | X | X | Unspecified | Input | Store B, A unspecified (2) |
| H | X | ↑ | ↑ | X | X | Input | Input | Store A and B data |
| H | X | H or L | H or L | X | X | Input | Input | Isolation, hold storage |
| L | L | X | X | X | L | Output | Input | Real-time B data to A bus |
| L | L | X | H or L | X | H | Output | Input | Stored B data to A bus |
| L | H | X | X | L | X | Input | Output | Real-time data to B bus |
| L | H | H or L | X | H | X | Input | Output | Stored A data to bus |

NOTES:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
↑ = Low-to-High Transition
- The data-output functions may be enabled or disabled by various signals at \overline{OE} or DIR. Data-input functions always are enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$

| Symbol | Parameter | Test Conditions | | Min. | Typ.(1) | Max. | Unit |
|--|--|---|--|------|---------|------|------|
| V _{IH} | Input HIGH Voltage Level | V _{CC} = 2.3V to 2.7V | | 1.7 | — | — | V |
| | | V _{CC} = 2.7V to 3.6V | | 2 | — | — | |
| V _{IL} | Input LOW Voltage Level | V _{CC} = 2.3V to 2.7V | | — | — | 0.7 | V |
| | | V _{CC} = 2.7V to 3.6V | | — | — | 0.8 | |
| I _{IH} I _{IL} | Input Leakage Current | V _{CC} = 3.6V | V _I = 0 to 5.5V | — | — | ±5 | μA |
| I _{OZH} I _{OZL} | High Impedance Output Current (3-State Output pins) | V _{CC} = 3.6V | V _O = 0 to 5.5V | — | — | ±10 | μA |
| I _{OFF} | Input/Output Power Off Leakage | V _{CC} = 0V, V _{IN} or V _O ≤ 5.5V | | — | — | ±50 | μA |
| V _{IK} | Clamp Diode Voltage | V _{CC} = 2.3V, I _{IN} = -18mA | | — | -0.7 | -1.2 | V |
| V _H | Input Hysteresis | V _{CC} = 3.3V | | — | 100 | — | mV |
| I _{CC1} I _{CC2} I _{CC3} | Quiescent Power Supply Current | V _{CC} = 3.6V | V _{IN} = GND or V _{CC} | — | — | 10 | μA |
| | | | 3.6 ≤ V _{IN} ≤ 5.5V(2) | — | — | 10 | |
| ΔI _{CC} | Quiescent Power Supply Current Variation | One input at V _{CC} - 0.6V other inputs at V _{CC} or GND | | — | — | 500 | μA |

LVC Link

NOTES:

- Typical values are at V_{CC} = 3.3V, +25°C ambient.
- This applies in the disabled state only.


BUS HOLD CHARACTERISTICS

| Symbol | Parameter(1) | Test Conditions | | Min. | Typ.(2) | Max. | Unit |
|--|----------------------------------|------------------------|----------------------------|------|---------|------|------|
| I _{BHH} I _{BHL} | Bus-Hold Input Sustain Current | V _{CC} = 3.0V | V _I = 2.0V | -75 | — | — | μA |
| | | | V _I = 0.8V | 75 | — | — | |
| I _{BHH} I _{BHL} | Bus-Hold Input Sustain Current | V _{CC} = 2.3V | V _I = 1.7V | — | — | — | μA |
| | | | V _I = 0.7V | — | — | — | |
| I _{BHHO} I _{BHLO} | Bus-Hold Input Overdrive Current | V _{CC} = 3.6V | V _I = 0 to 3.6V | — | — | ±500 | μA |


LVC Link

NOTES:


- Pins with Bus-hold are identified in the pin description.
- Typical values are at V_{CC} = 3.3V, +25°C ambient.




**REAL-TIME TRANSFER
 BUS B TO A**



**REAL-TIME TRANSFER
 BUS A TO B**



**STORAGE FROM
 A, B, OR A AND B**



**TRANSFER STORED
 DATA TO A AND/OR B**

NOTE:

1. Cannot transfer data to A Bus and B Bus simultaneously..

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Max. | Unit |
|-------------------------|---------------------|--------------------------------|--------------------------|-----------------------|------|------|
| VOH | Output HIGH Voltage | V _{CC} = 2.3V to 3.6V | I _{OH} = -0.1mA | V _{CC} - 0.2 | — | V |
| | | V _{CC} = 2.3V | I _{OH} = -4mA | 1.9 | — | |
| | | | I _{OH} = -6mA | 1.7 | — | |
| | | V _{CC} = 2.7V | I _{OH} = -4mA | 2.2 | — | |
| | | | I _{OH} = -8mA | 2 | — | |
| | | V _{CC} = 3.0V | I _{OH} = -6mA | 2.4 | — | |
| I _{OH} = -12mA | 2 | | — | | | |
| VOL | Output LOW Voltage | V _{CC} = 2.3V to 3.6V | I _{OL} = 0.1mA | — | 0.2 | V |
| | | V _{CC} = 2.3V | I _{OL} = 4mA | — | 0.4 | |
| | | | I _{OL} = 6mA | — | 0.55 | |
| | | V _{CC} = 2.7V | I _{OL} = 4mA | — | 0.4 | |
| | | | I _{OL} = 8mA | — | 0.6 | |
| | | V _{CC} = 3.0V | I _{OL} = 6mA | — | 0.55 | |
| I _{OL} = 12mA | — | | 0.8 | | | |

LVC Link

NOTE:

1. V_{IH} and V_{IL} must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V_{CC} range. T_A = -40°C to +85°C.

OPERATING CHARACTERISTICS, V_{CC} = 3.3V ± 0.3V, T_A = 25°C

| Symbol | Parameter | Test Conditions | Typical | Unit |
|--------|---|---------------------------------|---------|------|
| CPD | Power Dissipation Capacitance per transceiver Outputs enabled | C _L = 0pF, f = 10Mhz | — | pF |
| CPD | Power Dissipation Capacitance per transceiver Outputs disabled | | — | pF |

SWITCHING CHARACTERISTICS ⁽¹⁾

| Symbol | Parameter | V _{CC} = 2.7V | | V _{CC} = 3.3V ± 0.3V | | Unit |
|--------------------------------------|--|------------------------|------|-------------------------------|------|------|
| | | Min. | Max. | Min. | Max. | |
| t _{PLH} t _{PHL} | Propagation Delay xAx to xBx or xBx to xAx | 2 | 6.3 | 2 | 5.3 | ns |
| t _{PLH} t _{PHL} | Propagation Delay CLK to xAx or xBx | 2 | 7.3 | 2 | 6.3 | ns |
| t _{PLH} t _{PHL} | Propagation Delay xSBA or xSAB to xAx or xBx | 2 | 7.3 | 2 | 6.3 | ns |
| t _{PZH} t _{PZL} | Output Enable Time x $\overline{O}E$ to xAx or xBx | 2 | 8.5 | 2 | 7.5 | ns |
| t _{PZH} t _{PZL} | Output Enable Time xDIR to xAx or xBx | 2 | 8.5 | 2 | 7.5 | ns |
| t _{PHZ} t _{PLZ} | Output Disable Time x $\overline{O}E$ to xAx or xBx | 2 | 7 | 2 | 6 | ns |
| t _{PHZ} t _{PLZ} | Output Disable Time xDIR to xAx or xBx | 2 | 7 | 2 | 6 | ns |
| t _{SU} | Set-up Time HIGH or LOW Before CLKAB \uparrow or CLKBA \uparrow | 2.5 | — | 2.5 | — | ns |
| t _H | Hold Time HIGH or LOW After CLKAB \uparrow or CLKBA \uparrow | 1.5 | — | 1.5 | — | ns |
| t _w | Clock Pulse Width HIGH or LOW | 3 | — | 3 | — | ns |
| t _{SK(o)} | Output Skew ⁽²⁾ | — | — | — | 500 | ps |

NOTES:

1. See test circuits and waveforms. T_A = -40°C to +85°C.
2. Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

| Symbol | V _{CC} ⁽¹⁾ = 3.3V ±0.3V | V _{CC} ⁽¹⁾ = 2.7V | V _{CC} ⁽²⁾ = 2.5V ±0.2V | Unit |
|-------------------|---|---------------------------------------|---|------|
| V _{LOAD} | 6 | 6 | 2 x V _{CC} | V |
| V _{IH} | 2.7 | 2.7 | V _{CC} | V |
| V _T | 1.5 | 1.5 | V _{CC} / 2 | V |
| V _{LZ} | 300 | 300 | 150 | mV |
| V _{HZ} | 300 | 300 | 150 | mV |
| C _L | 50 | 50 | 30 | pF |


LVC Link

PROPAGATION DELAY




LVC Link

TEST CIRCUITS FOR ALL OUTPUTS



LVC Link

ENABLE AND DISABLE TIMES



LVC Link

DEFINITIONS:

- C_L = Load capacitance: includes jig and probe capacitance.
- R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTE:

- Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2.5ns; t_R ≤ 2.5ns.
- Pulse Generator for All Pulses: Rate ≤ 10MHz; t_F ≤ 2ns; t_R ≤ 2ns.

NOTE:


- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SWITCH POSITION

| Test | Switch |
|---|-------------------|
| Open Drain Disable Low Enable Low | V _{LOAD} |
| Disable High Enable High | GND |
| All Other tests | Open |


LVC Link

SET-UP, HOLD AND RELEASE TIMES



LVC Link


OUTPUT SKEW - t_{SK}(x)



$$t_{SK}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

LVC Link

PULSE WIDTH



LVC Link

NOTES:

- For t_{SK}(o) OUTPUT1 and OUTPUT2 are any two outputs.
- For t_{SK}(b) OUTPUT1 and OUTPUT2 are in the same bank.

ORDERING INFORMATION

