Document Title

128Kx8 Bit High Speed Static RAM(5V Operating), Revolutionary Pin out. Operated at Commercial and Industrial Temperature Range.

Revision History

RevNo.	<u>History</u>			<u>Draft Data</u>	Remark
Rev. 0.0	Initial release with Desi	gn Target.	Apr. 1st, 1997	Design Target	
Rev.1.0	Release to Preliminary 1. Replace Design Targ	Jun. 1st, 1997	Preliminary		
Rev.2.0	Release to Final Data S 2.1. Delete Preliminary 2.2. Delete 32-SOJ-300 2.3. Delete L-version. 2.4. Delete Data Reten 2.5. Add Capacitive loa 2.6. Change D.C chara	Feb. 25th, 1998	Final		
	Items	Previous spec. (8/10/12ns part)	Changed spec. (8/10/12ns part)		
	loc	160/150/140mA	160/155/150mA		
	lsb	30mA	50m A		

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquart ers.



128K x 8 Bit High-Speed CMOS Static RAM

FEATURES

- · Fast Access Time 8,10,12ns(Max.)
- · Low Power Dissipation

Standby (TTL) : 50 mA(Max.)

(CMOS): 10 mA(Max.)


Operating KM681002B - 8 : 160 mA(Max.) KM681002B - 10 : 155 mA(Max.)

KM681002B - 12: 150 mA(Max.)

- Single 5.0V ±10% Power Supply
- · TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- · Fully Static Operation
- No Clock or Refresh required
- · Three State Outputs
- · Center Power/Ground Pin Configuration
- · Standard Pin Configuration

KM681002BJ: 32-SOJ-400 KM681002BT: 32-TSOP2-400F

FUNCTIONAL BLOCK DIAGRAM




GENERAL DESCRIPTION

The KM681002B is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits. The KM681002B uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using Samsung 's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM681002B is packaged in a 400mil 32-pin plastic SOJ or TSOP2 forward.

ORDERING INFORMATION

KM681002B -8/10/12	Commercial Temp.
KM681002BI -8/10/12	Industrial Temp.

PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
A0 - A16	Address Inputs
WE	Write Enable
<u>cs</u>	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parar	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative	Voltage on Any Pin Relative to Vss		-0.5 to 7.0	V
Voltage on Vcc Supply Rel	ative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	V iH	2.2	-	Vcc + 0.5**	V
Input Low Voltage	V IL	-0.5*	-	0.8	V

NOTE: The above parameters are also guaranteed at industrial temperature range.

DC AND OPERATING CHARACTERISTICS (Ta=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	ILI	Vin = Vss to Vcc	-2	2	μΑ	
Output Leakage Current	lLO	CS=ViH or OE=ViH or WE=ViL Vout=Vss to Vcc	-2	2	μΑ	
Operating Current	Icc	Min. Cycle, 100% Duty CS=ViL, ViN=ViH or ViL, Iout=0mA 10ns 12ns		-	160	mA
				-	155	
				-	150	
Standby Current	ls ₈	Min. Cyde, CS=ViH		-	50	mA
	ISB1	f=0MHz, CS ≥Vcc-0.2V, Vn≥Vcc-0.2V or Vin≤0.2V		-	10	mA
Output Low Voltage Level	V OL	IoL=8mA		-	0.4	V
Output High Voltage Level	Vон	Ioн=-4mA		2.4	-	٧
	Voн1*	Iон1=- 0.1mA		-	3.95	V

NOTE: The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

ltem	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	Ciro	V:/0=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

^{*}NOTE: Capacitance is sampled and not 100% tested.



^{*} ViL(Min) = -2.0V a.c(Pulse Width ≤6ns) for I≤20mA

^{**} Viн(Max) = Vcc + 2.0V a.c (Pulse Width≤6ns) for I≤20mA

^{*} Vcc=5.0V, Temp.=25°C

AC CHARACTERISTICS (TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)

TEST CONDITIONS


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

NOTE: The above test conditions are also applied at industrial temperature range.

Output Loads(A)

Dout $RL = 50\Omega$ VL = 1.5V $Zo = 50\Omega$ 30pF*

Output Loads(B) for thz, t.z, twhz, tow, tolz & tohz



READ CYCLE

Parameter	Canabal	KM681002B-8		KM681002B-10		KM681002B-12		– Unit
raiamete	Symbol		Max	Min	Max	Min	Max	Unii
Read Cycle Time	trc	8	-	10	-	12	-	ns
Address Access Time	taa	-	8	-	10	-	12	ns
Chip Select to Output	tco	-	8	-	10	-	12	ns
Output Enable to Valid Output	toe	-	4	-	5	-	6	ns
Chip Enable to Low-Z Output	t∟z	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLz	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	t⊢z	0	4	0	5	0	6	ns
Output Disable to High-Z Output	tonz	0	4	0	5	0	6	ns
Output Hold from Address Change	t oH	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tpu	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	t PD	-	8	-	10	-	12	ns

NOTE: The above parameters are also guaranteed at industrial temperature range.

^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance


WRITE CYCLE

Parameter	Symbol	KM681002B-8		KM681002B-10		KM681002B-12		Unit
r al altietel	Symbol -	Min	Max	Min	Max	Min	Max	- Unii
Write Cycle Time	twc	8	-	10	-	12	-	ns
Chip Select to End of Write	tcw	6	-	7	-	8	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	6	-	7	-	8	-	ns
Write Pulse Width(OE High)	twp	6	-	7	-	8	-	ns
Write Pulse Width(OE Low)	twp1	8	-	10	-	12	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	4	0	5	0	6	ns
Data to Write Time Overlap	tow	4	-	5	-	6	-	ns
Data Hold from Write Time	tон	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns


NOTE: The above parameters are also guaranteed at industrial temperature range.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{\text{CS}} = \overline{\text{OE}} = \text{V}_{\text{IL}}, \overline{\text{WE}} = \text{V}_{\text{IH}}$)




TIMING WAVEFORM OF READ CYCLE(2) (WE=ViH)




NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tнz and tонz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Vон ог Vo. levels.
- 4. At any given temperature and voltage condition, thz(Max.) is less than ttz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=ViL
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (OE = Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
 2. A write occurs during the overlap of a low $\overline{\text{CS}}$ and $\overline{\text{WE}}$. A write begins at the latest transition $\overline{\text{CS}}$ going low and $\overline{\text{WE}}$ going low; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high, two is measured from the beginning of write to the end of
- 3. tow is measured from the later of CS going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be


FUNCTIONAL DESCRIPTION

<u>cs</u>	WE	ÖE	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	ISB, ISB1
L	Н	Η	Output Disable	High-Z	Icc
L	Н	L	Read	D ouт	Icc
L	L	Х	Write	Din	Icc

^{*} NOTE: X means Don't Care.

PACKAGE DIMENSIONS

32-SOJ-400 Units:millimeters/Inches



32-TSOP2-400F

