





# Dual 4-Input Positive AND Gate

ELECTRICALLY TESTED PER:  
MIL-M-38510/31003


### LOGIC DIAGRAM



### AC TEST CIRCUIT



### WAVEFORMS



## Military 54LS21



### AVAILABLE AS:

- 1) JAN: JM38510/31003BXA
- 2) SMD: \*
- 3) 883C: 54LS21/BXAJC

### X = CASE OUTLINE AS FOLLOWS:

- PACKAGE: CERDIP: C
- CERFLAT: D
- LCC: 2

\*Call Factory for latest update

### PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION A)
A1	1	1	2	VCC
B1	2	2	3	VCC
NC	3	3	4	VCC
C1	4	4	6	VCC
D1	5	5	8	VCC
Y1	6	6	9	VCC
GND	7	7	10	GND
Y2	8	8	12	VCC
A2	9	9	13	VCC
B2	10	10	14	VCC
NC	11	11	16	VCC
C2	12	12	18	VCC
D2	13	13	19	VCC
VCC	14	14	20	VCC

**BURN-IN CONDITIONS:**  
VCC = 5.0 V MIN/6.0 V MAX

- NOTES:**
- Pulse generator has the following characteristics:  $t_r \leq 15$  ns,  $t_f \leq 6.0$  ns,  $t_p = 0.5 \mu$ s,  $PRR \leq 1.0$  MHz,  $Z_{OUT} = 50 \Omega$ .
  - Terminal condition (pins not designated) may be high  $\geq 2.0$  V, low  $\leq 0.7$  V, or open.
  - $C_L = 50$  pF  $\pm 10\%$ , including scope probe, wiring and jig capacitance.
  - $R_L = 2.0$  k $\Omega \pm 5.0\%$ .
  - All diodes are 1N3064 or equivalent.
  - Voltage measurements are to be made with respect to network ground terminal.

54LS21

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -400 μA, V <sub>IH</sub> = 2.0 V, other inputs = 2.0 V.
V <sub>OL</sub>	Logical "0" Output Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4.0 mA, V <sub>IL</sub> = 0.7 V, other inputs = 5.5 V.
V <sub>IC</sub>	Input Clamping Voltage		-1.5					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA, other inputs are open.
I <sub>IH1</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.7 V, other inputs = 0 V.
I <sub>IH2</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V, other inputs = 0 V.
I <sub>IL</sub>	Logical "0" Input Current	-150	-380	-150	-380	-150	-380	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V, other inputs = 5.5 V.
I <sub>OS</sub>	Output Short Circuit Current	-15	-110	-15	-110	-15	-110	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V (all inputs), V <sub>OUT</sub> = 0 V.
I <sub>CCH</sub>	Power Supply Current		2.4		2.4		2.4	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V (all inputs).
I <sub>CCL</sub>	Power Supply Current		4.4		4.4		4.4	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V (all inputs).
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.7		0.7		0.7	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 5.0 V, V <sub>INL</sub> = 0.5 V, and V <sub>INH</sub> = 2.5 V.

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL</sub>	Propagation Delay Data-Output	2.0	20	2.0	30	2.0	30	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ.
t <sub>PHL</sub>	Propagation Delay Output High-Low	—	20	—	25	—	25	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ.
t <sub>PLH</sub>	Propagation Delay Data-Output	2.0	15	2.0	25	2.0	25	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ.
t <sub>PLH</sub>	Propagation Delay Output Low-High	—	15	—	20	—	20	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ.

NOTES:

1. The limits specified for C<sub>L</sub> = 15 pF are guaranteed but not tested.