

4 Mb (512K x 8) ZEROPOWER SRAM

NOT FOR NEW DESIGN

- INTEGRATED LOW POWER SRAMS, POWER-FAIL CONTROL CIRCUIT and BATTERY
- CONVENTIONAL SRAM OPERATION; UNLIMITED WRITE CYCLES
- 5 YEARS of DATA RETENTION in the ABSENCE of POWER
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- WRITE PROTECT VOLTAGES:
 - $-M48Z512:4.5V \le V_{PFD} \le 4.75V$
 - $M48Z512Y:4.2V \le V_{PFD} \le 4.50V$
- BATTERY INTERNALLY ISOLATED UNTIL POWER IS APPLIED
- PIN and FUNCTION COMPATIBLE with JEDEC STANDARD 512K x 8 SRAMs
- The M48Z512/512Y will be replaced shortly by the new version of this product (M48Z512A/512AY) which will maintain the same features and improve data retention to 10 years and speed grade of 70ns

DESCRIPTION

The M48Z512/512Y 512K x 8 ZEROPOWER RAM is a non-volatile 4,194,304 bit Static RAM organized as 524,288 words by 8 bits. The device combines two internal lithium batteries and a full CMOS SRAMs in a plastic 32 pin DIP long Module.

Table 1. Signal Names

A0-A18	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
w	Write Enable
V _{CC}	Supply Voltage
V _{SS}	Ground





Figure 1. Logic Diagram



April 1997 1/12

Table 2. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
T_A	Ambient Operating Temperature	0 to 70	°C
T _{STG}	Storage Temperature (V _{CC} Off)	-40 to 70	°C
T _{BIAS}	Temperature Under Bias	-10 to 70	°C
T_{SLD}	Lead Soldering Temperature for 10 seconds	260	°C
V _{IO}	Input or Output Voltages	-0.3 to 7	V
Vcc	Supply Voltage	-0.3 to 7	٧

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum ratings conditions for extended periods of time may affect reliability.


CAUTION: Negative undershoots below -0.3 volts are not allowed on any pin while in the Battery Back-up mode.

Table 3. Operating Modes

Mode	Vcc	E	G	w	DQ0-DQ7	Power
Deselect		V _{IH}	Х	Х	High Z	Standby
Write	4.75V to 5.5V or	V _{IL}	Х	V _{IL}	D _{IN}	Active
Read	4.5V to 5.5V	V _{IL}	V _{IL}	V _{IH}	Dout	Active
Read		VIL	V _{IH}	V _{IH}	High Z	Active
Deselect	V _{SO} to V _{PFD} (min)	Х	Х	Х	High Z	CMOS Standby
Deselect	≤ V _{SO}	Х	Х	Х	High Z	Battery Back-up Mode

Note: $X = V_{IH}$ or V_{IL}

Figure 2. DIP Pin Connections



DESCRIPTION (cont'd)


The ZEROPOWER RAM directly replaces industry standard SRAMs. It also fits into many EPROM and EEPROM sockets, providing the nonvolatility of PROMs without any requirement for special write timing or limitations on the number of writes that can be performed.

The M48Z512/512Y has its own Power-fail Detect Circuit. The control circuitry constantly monitors the single 5V supply for an out of tolerance condition. When $V_{\rm CC}$ is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operations brought on by low $V_{\rm CC}$. As $V_{\rm CC}$ falls below approximately 3V, the control circuitry connects the batteries which sustain data until valid power returns.

READ MODE

The M48Z512/512Yis in the Read Mode whenever \overline{W} (Write Enable) is high and \overline{E} (Chip Enable) is low. The device architecture allows ripple-through access of data from eight of 4,194,304 locations in the static storage array. Thus, the unique address specified by the 19 Address Inputs defines which

Figure 3. Block Diagram



one of the 524,288 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within t_{AVQV} (Address Access Time) after the last address input signal is stable, providing that the \overline{E} (Chip Enable) and \overline{G} (Output Enable) access times are also satisfied. If the \overline{E} and \overline{G} access times are not met, valid data will be available after the later of Chip Enable Access Time (t_{ELQV}) or Output Enable Access Time (t_{ELQV}).

The state of the eight three-state Data I/O signals is controlled by \overline{E} and \overline{G} . If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} . If the Address Inputs are changed while \overline{E} and \overline{G} remain low, output data will remain valid for t_{AXQX} (Output Data Hold Time) but will go indeterminate until the next Address Access.

WRITE MODE

The M48Z512/512Y is in the Write Mode whenever \overline{W} and \overline{E} are active. The start of a write is referenced from the latter occurring falling edge of \overline{W} or \overline{E} . A write is terminated by the earlier rising edge of \overline{W} or \overline{E} .

Table 4. AC Measurement Conditions

Input Rise and Fall Times	≤ 5ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 4. AC Testing Load Circuit




Table 5. Capacitance $^{(1, 2)}$ (T_A = 25 °C, f = 1 MHz)

Symbol	Parameter	Parameter Test Condition		Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		40	pF
C _{IO} (3)	Input / Output Capacitance	V _{OUT} = 0V		40	pF

Notes: 1. Effective capacitance measured with power supply at 5V.
2. Sampled only, not 100% tested.
3. Outputs deselected

Table 6. DC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C}; \ V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$

Symbol	Parameter	Test Condition	Min	Max	Unit
I _{LI} ⁽¹⁾	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±4	μΑ
I _{LO} ⁽¹⁾	Output Leakage Current	$0V \le V_{OUT} \le V_{CC}$		±4	μΑ
Icc	Supply Current	$\overline{E} = V_{IL}$, Outputs open		115	mA
Icc1	Supply Current (Standby) TTL	E = V _{IH}		17	mA
I _{CC2}	Supply Current (Standby) CMOS	$\overline{E} \ge V_{CC} - 0.2V$		5	mA
V _{IL}	Input Low Voltage		-0.3	0.8	٧
V _{IH}	Input High Voltage		2.2	V _{CC} + 0.3	٧
V _{OL}	Output Low Voltage	l _{OL} = 2.1mA		0.4	٧
V _{OH}	Output High Voltage	I _{OH} = -1mA	2.4		٧

Note: 1. Outputs deselected.

Table 7. Power Down/Up Trip Points DC Characteristics (1)

 $(T_A = 0 \text{ to } 70^{\circ}\text{C})$

Symbol	Parameter	Min	Тур	Max	Unit
V _{PFD}	Power-fail Deselect Voltage (M48Z512)	4.5	4.6	4.75	٧
V_{PFD}	Power-fail Deselect Voltage (M48Z512Y)	4.2	4.3	4.5	V
V _{SO}	Battery Back-up Switchover Voltage		3		V
t _{DR} ⁽²⁾	Data Retention Time	10			YEARS

Notes: 1. All voltages referenced to Vss. 2. @ 25°C


Table 8. Power Down/Up Mode AC Characteristics

 $(T_A = 0 \text{ to } 70^{\circ}\text{C})$

Symbol	Parameter	Min	Max	Unit
t _F ⁽¹⁾	V _{PFD} (max) to V _{PFD} (min) V _{CC} Fall Time	300		μs
t _{FB} ⁽²⁾	V _{PFD} (min) to V _{SO} V _{CC} Fall Time	10		μs
twp	Write Protect Time from V _{CC} = V _{PFD}	40	150	μs
t _R	V _{SO} to V _{PFD} (max) V _{CC} Rise Time	0		μs
t _{ER}	E Recovery Time	40	120	ms

Notes: 1. V_{PFD} (max) to V_{PFD} (min) fall time of less than t_F may result in deselection/write protection not occurring until 200 μs after V_{CC} passes V_{PFD} (min).

Figure 5. Power Down/Up Mode AC Waveforms




^{2.} $\ensuremath{V_{\text{PFD}}}$ (min) to $\ensuremath{V_{\text{SO}}}$ fall time of less than $\ensuremath{t_{\text{FB}}}$ may cause corruption of RAM data.

Table 9. Read Mode AC Characteristics $(T_A = 0 \text{ to } 70^{\circ}\text{C}; \ V_{CC} = 4.75\text{V to } 5.5\text{V or } 4.5\text{V to } 5.5\text{V})$

		ı				
Symbol	Parameter	-85		-120		Unit
		Min	Max	Min	Max	
t _{AVAV}	Read Cycle Time	85		120		ns
t _{AVQV} (1)	Address Valid to Output Valid		85		120	ns
t _{ELQV} (1)	Chip Enable Low to Output Valid		85		120	ns
t _{GLQV} (1)	Output Enable Low to Output Valid		45		60	ns
t _{ELQX} (2)	Chip Enable Low to Output Transition	5		5		ns
t _{GLQX} (2)	Output Enable Low to Output Transition	0		0		ns
t _{EHQZ} (2)	Chip Enable High to Output Hi-Z		35		45	ns
t _{GHQZ} (2)	Output Enable High to Output Hi-Z		25		35	ns
taxqx (1)	Address Transition to Output Transition	5		5		ns

Notes: 1. $C_L = 100pF$ (see Figure 4). 2. $C_L = 5pF$ (see Figure 4)

Figure 6. Address Controlled, Read Mode AC Waveforms



Note: Chip Enable (\overline{E}) and Output Enable (\overline{G}) = Low, Write Enable (\overline{W}) = High.




Figure 7. Chip Enable or Output Enable Controlled, Read Mode AC Waveforms

Note: Write Enable (\overline{W}) = High.

WRITE MODE (cont'd)

The addresses must be held valid throughout the cycle. \overline{E} or \overline{W} must return high for minimum of t_{EHAX} from \overline{E} or t_{WHAX} from \overline{W} prior to the initiation of another read or write cycle. Data-in must be valid t_{DVEH} or t_{WHDX} prior to the end of write and remain valid for t_{EHDX} or t_{WHDX} afterward. \overline{G} should be kept high during write cycles to avoid bus contention; although, if the output bus has been activated by a low on \overline{E} and \overline{G} , a low on \overline{W} will disable the outputs t_{WLQZ} after \overline{W} falls.

DATA RETENTION MODE

With valid V_{CC} applied, the M48Z512/512Y operates as a conventional BYTEWIDE™ static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting

itself t_{WP} after V_{CC} falls below V_{PFD} . All outputs become high impedance, and all inputs are treated as "don't care."

If power fail detection occurs during a valid access, the memory cycle continues to completion. If the memory cycle fails to terminate within the time t_{WP} , write protection takes place. When V_{CC} drops below V_{SO} , the control circuit switches power to the internal energy source which preserves data.

The internal coin cells will maintain data in the M48Z512/512Y after the initial application of V_{CC} for an accumulated period of at least 5 years when V_{CC} is less than V_{SO} . As system power returns and V_{CC} rises above V_{SO} , the batteries are disconnected, and the power supply is switched to external V_{CC} . Write protection continues for t_{ER} after V_{CC} reaches V_{PFD} to allow for processor stabilization. After t_{ER} , normal RAM operation can resume.

Table 10. Write Mode AC Characteristics ($T_A = 0 \text{ to } 70^{\circ}\text{C}$; $V_{CC} = 4.75\text{V}$ to 5.5V or 4.5V to 5.5V)

Symbol	Parameter		M48Z512 /	M48Z512	Υ	
		-	-85		-120	
		Min	Max	Min	Max	
tavav	Write Cycle Time	85		120		ns
t _{AVWL}	Address Valid to Write Enable Low	0		0		ns
tavel	Address Valid to Chip Enable Low	0		0		ns
twLwH	Write Enable Pulse Width	65		85		ns
t _{ELEH}	Chip Enable Low to Chip Enable High	75		100		ns
t _{WHAX}	Write Enable High to Address Transition	5		5		ns
t _{EHAX}	Chip Enable High to Address Transition	15		15		ns
t _{DVWH}	Input Valid to Write Enable High	35		45		ns
t _{DVEH}	Input Valid to Chip Enable High	35		45		ns
twHDX	Write Enable High to Input Transition	0		0		ns
t _{EHDX}	Chip Enable High to Input Transition	10		10		ns
t _{WLQZ} (1,2)	Write Enable Low to Output Hi-Z		30		40	ns
t _{AVWH}	Address Valid to Write Enable High	75		100		ns
taveh	Address Valid to Chip Enable High	75		100		ns
t _{WHQX} (1,2)	Write Enable High to Output Transition	5		5		ns

Notes: 1. C_= 5pF (see Figure 4).

2. If E goes low simultaneously with W going low, the outputs remain in the high-impedance state.






Figure 8. Write Enable Controlled, Write AC Waveforms

Note: Output Enable (\overline{G}) = High.



Note: Output Enable (\overline{G}) = High.

ORDERING INFORMATION SCHEME



The M48Z512/512Y will be replaced shortly by the new version of this product (M48Z512A/512AY) which will maintain the same features and improve data retention to 10 years and speed grade of 70ns.


For a list of available options (Speed, etc...) or for further information or any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

477

PMLDIP32 - 32 pin Plastic DIP Long Module

Symb	mm					
Symb	Тур	Min	Max	Тур	Min	Max
Α		9.27	9.52		0.365	0.375
A1		0.38	_		0.015	_
В		0.43	0.59		0.017	0.023
С		0.20	0.33		0.008	0.013
D		52.58	53.34		2.070	2.100
E		18.03	18.80		0.710	0.740
e1		2.29	2.79		0.090	0.110
e3		34.29	41.91		1.350	1.650
eA		14.99	16.00		0.590	0.630
L		3.05	3.81		0.120	0.150
S		6.99	7.87		0.275	0.310
N		32			32	

PMLDIP32



Drawing is not to scale.